ADG508A/ADG509A
3
2
1
20 19
PIN 1
4
5
6
7
8
18
17
16
A0
EN
1
2
3
4
5
6
7
8
V
V
DD
16 A1
SS
IDENTIFIER
15 GND
S1A
NC
S1B
NC
ADG509A
TOP VIEW
(Not to Scale)
V
14
V
DD
SS
ADG509A
TOP VIEW
S1A
13 S1B
12 S2B
11 S3B
10 S4B
S2A
S3A
15 S2B
14
(Not to Scale)
S2A
S3A
S4A
DA
S3B
9
11 12 13
10
NC = NO CONNECT
9
DB
Figure 6. ADG509A DIP, SOIC
Figure 7. ADG509A PLCC
Table 6. ADG509A Pin Function Description
Pin Number
DIP/SOIC PLCC/LCC
Mnemonic Description
1
2
2
3
A0
EN
Logic Control Input.
Active High Digital Input. When low, the device is disabled and all switches are off.
When high, Ax logic inputs determine on switches.
3
4
VSS
Most Negative Power Supply Potential in Dual Supplies. In single-supply applications,
it can be connected to ground.
4
5
6
7
8
9
10
11
12
13
14
15
16
N/A
N/A
N/A
N/A
5
7
8
9
S1A
S2A
S3A
S4A
DA
Source Terminal 1A. Can be an input or an output.
Source Terminal 2A. Can be an input or an output.
Source Terminal 3A. Can be an input or an output.
Source Terminal 4A. Can be an input or an output.
Drain Terminal A. Can be an input or an output.
Drain Terminal B. Can be an input or an output.
Source Terminal 4B. Can be an input or an output.
Source Terminal 3B. Can be an input or an output.
Source Terminal 2B. Can be an input or an output.
Source Terminal 1B. Can be an input or an output.
Most Positive Power Supply Potential.
Ground (0 V) Reference.
10
12
13
14
15
17
18
19
20
1
DB
S4B
S3B
S2B
S1B
VDD
GND
A1
NC
NC
NC
NC
Logic Control Input.
No Connect.
No Connect.
No Connect.
6
11
16
No Connect.
Table 7. ADG509A Truth Table
A1
X1
0
0
1
A0
X1
0
1
0
EN
0
1
1
1
On Switch Pair
None
1
2
3
4
1
1
1
1 X = don’t care.
Rev. D | Page 9 of 16
ADI [ ADI ]
