欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADF4153BRUZ-RL7 参数 Datasheet PDF下载

ADF4153BRUZ-RL7图片预览
型号: ADF4153BRUZ-RL7
PDF下载: 下载PDF文件 查看货源
内容描述: 小数N分频合成器 [Fractional-N Frequency Synthesizer]
分类和应用:
文件页数/大小: 24 页 / 354 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第2页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第3页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第4页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第5页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第6页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第7页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第8页浏览型号ADF4153BRUZ-RL7的Datasheet PDF文件第9页  
Data Sheet
FEATURES
Fractional-N Frequency Synthesizer
GENERAL DESCRIPTION
The ADF4153 is a fractional-N frequency synthesizer
that implements local oscillators in the upconversion
and downconversion sections of wireless receivers and
transmitters. It consists of a low noise digital phase
frequency detector (PFD), a precision charge pump, and
a programmable reference divider. There is a Σ-Δ based
fractional interpolator to allow programmable fractional-N
division. The INT, FRAC, and MOD registers define an
overall N divider (N = (INT + (FRAC/MOD))). In addition,
the 4-bit reference counter (R counter) allows selectable
REFIN frequencies at the PFD input. A complete phase-
locked loop (PLL) can be implemented if the synthesizer is
used with an external loop filter and a voltage controlled
oscillator (VCO).
A simple 3-wire interface controls all on-chip registers.
The device operates with a power supply ranging from
2.7 V to 3.3 V and can be powered down when not in use.
RF bandwidth to 4 GHz
2.7 V to 3.3 V power supply
Separate V
P
allows extended tuning voltage
Y version available: −40°C to +125°C
Programmable fractional modulus
Programmable charge pump currents
3-wire serial interface
Analog and digital lock detect
Power-down mode
Pin-compatible with ADF4110/ADF4111/ADF4112/ADF4113
and ADF4106
Consistent RF output phase
Loop filter design possible with ADIsimPLL
Qualified for automotive applications
APPLICATIONS
CATV equipment
Base stations for mobile radio (GSM, PCS, DCS, WiMAX,
SuperCell 3G, CDMA, W-CDMA)
Wireless handsets (GSM, PCS, DCS, CDMA, W-CDMA)
Wireless LANs, PMR
Communications test equipment
FUNCTIONAL BLOCK DIAGRAM
AV
DD
DV
DD
V
P
SDV
DD
R
SET
ADF4153
REF
IN
×2
DOUBLER
4-BIT
R COUNTER
+
V
DD
DGND
LOCK
DETECT
MUXOUT
OUTPUT
MUX
V
DD
R
DIV
N
DIV
N-COUNTER
THIRD ORDER
FRACTIONAL
INTERPOLATOR
CLK
DATA
LE
24-BIT
DATA
REGISTER
FRACTION
REG
MODULUS
REG
INTEGER
REG
CURRENT
SETTING
RFCP3 RFCP2 RFCP1
RF
IN
A
RF
IN
B
PHASE
FREQUENCY
DETECTOR
REFERENCE
CHARGE
PUMP
CP
HIGH-Z
AGND
DGND
CPGND
Figure 1.
Rev. F
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2003–2013 Analog Devices, Inc. All rights reserved.
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
03685-001