欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADF4113BRU 参数 Datasheet PDF下载

ADF4113BRU图片预览
型号: ADF4113BRU
PDF下载: 下载PDF文件 查看货源
内容描述: 射频锁相环频率合成器 [RF PLL Frequency Synthesizers]
分类和应用: 射频
文件页数/大小: 24 页 / 263 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号ADF4113BRU的Datasheet PDF文件第2页浏览型号ADF4113BRU的Datasheet PDF文件第3页浏览型号ADF4113BRU的Datasheet PDF文件第4页浏览型号ADF4113BRU的Datasheet PDF文件第5页浏览型号ADF4113BRU的Datasheet PDF文件第6页浏览型号ADF4113BRU的Datasheet PDF文件第7页浏览型号ADF4113BRU的Datasheet PDF文件第8页浏览型号ADF4113BRU的Datasheet PDF文件第9页  
a
RF PLL Frequency Synthesizers
ADF4110/ADF4111/ADF4112/ADF4113
GENERAL DESCRIPTION
FEATURES
ADF4110: 550 MHz
ADF4111: 1.2 GHz
ADF4112: 3.0 GHz
ADF4113: 4.0 GHz
2.7 V to 5.5 V Power Supply
Separate Charge Pump Supply (V
P
) Allows Extended
Tuning Voltage in 3 V Systems
Programmable Dual Modulus Prescaler 8/9, 16/17,
32/33, 64/65
Programmable Charge Pump Currents
Programmable Antibacklash Pulsewidth
3-Wire Serial Interface
Analog and Digital Lock Detect
Hardware and Software Power-Down Mode
The ADF4110 family of frequency synthesizers can be used
to implement local oscillators in the upconversion and down-
conversion sections of wireless receivers and transmitters. They
consist of a low-noise digital PFD (Phase Frequency Detector),
a precision charge pump, a programmable reference divider,
programmable A and B counters and a dual-modulus prescaler
(P/P+1). The A (6-bit) and B (13-bit) counters, in conjunction
with the dual modulus prescaler (P/P+1), implement an N
divider (N = BP + A). In addition, the 14-bit reference counter
(R Counter), allows selectable REFIN frequencies at the PFD
input. A complete PLL (Phase-Locked Loop) can be imple-
mented if the synthesizer is used with an external loop filter and
VCO (Voltage Controlled Oscillator).
Control of all the on-chip registers is via a simple 3-wire interface.
The devices operate with a power supply ranging from 2.7 V to
5.5 V and can be powered down when not in use.
APPLICATIONS
Base Stations for Wireless Radio (GSM, PCS, DCS,
CDMA, WCDMA)
Wireless Handsets (GSM, PCS, DCS, CDMA, WCDMA)
Wireless LANS
Communications Test Equipment
CATV Equipment
FUNCTIONAL BLOCK DIAGRAM
AV
DD
DV
DD
V
P
CPGND
R
SET
REFERENCE
REF
IN
14-BIT
R COUNTER
14
R COUNTER
LATCH
PHASE
FREQUENCY
DETECTOR
CHARGE
PUMP
CP
CLK
DATA
LE
A, B COUNTER
LATCH
19
24-BIT
INPUT REGISTER
22
FUNCTION
LATCH
LOCK
DETECT
CURRENT
SETTING 1
CURRENT
SETTING 2
SD
OUT
CPI3 CPI2 CPI1 CPI6 CPI5 CPI4
FROM
FUNCTION
LATCH
13
N = BP + A
HIGH Z
AV
DD
MUX
13-BIT
B COUNTER
LOAD
LOAD
6-BIT
A COUNTER
M3
M2
M1
MUXOUT
RF
IN
A
RF
IN
B
SD
OUT
PRESCALER
P/P +1
6
ADF4110/ADF4111
ADF4112/ADF4113
CE
AGND
DGND
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000