(AV
DD
= DV
DD
= 3 V 10%, 5 V 10%; AV
DD
≤
V
P
≤
6.0 V ; AGND = DGND =
CPGND = 0 V; R
SET
= 4.7 k ; T
A
= T
MIN
to T
MAX
unless otherwise noted; dBm referred to 50 )
Parameter
RF CHARACTERISTICS (3 V)
RF Input Frequency
RF Input Sensitivity
RF CHARACTERISTICS (5 V)
RF Input Frequency
REFIN CHARACTERISTICS
REFIN Input Frequency
REFIN Input Sensitivity
2
REFIN Input Capacitance
REFIN Input Current
PHASE DETECTOR
Phase Detector Frequency
3
CHARGE PUMP
I
CP
Sink/Source
High Value
Low Value
Absolute Accuracy
R
SET
Range
I
CP
Three-State Leakage Current
Sink and Source Current Matching
I
CP
vs. V
CP
I
CP
vs. Temperature
LOGIC INPUTS
V
INH
, Input High Voltage
V
INL
, Input Low Voltage
I
INH
/I
INL
, Input Current
C
IN
, Input Capacitance
LOGIC OUTPUTS
V
OH
, Output High Voltage
V
OL
, Output Low Voltage
POWER SUPPLIES
AV
DD
DV
DD
V
P
I
DD4
(AI
DD
+ DI
DD
)
ADF4001
I
P
Low Power Sleep Mode
NOISE CHARACTERISTICS
ADF4001 Phase Noise Floor
5
Phase Noise Performance
6
200 MHz Output
7
Spurious Signals
200 MHz Output
7
B Version
5/165
–10/0
10/200
20/200
5/100
–5
10
±
100
55
Unit
MHz min/max
dBm min/max
MHz min/max
MHz min/max
MHz min/max
dBm min
pF max
µA
max
MHz max
Programmable: See Table V
With R
SET
= 4.7 kΩ
With R
SET
= 4.7 kΩ
See Table V
0.5 V
≤
V
CP
≤
V
P
– 0.5
0.5 V
≤
V
CP
≤
V
P
– 0.5
V
CP
= V
P
/2
–5/0 dBm min/max
–10/0 dBm min/max
See Figure 2 for Input Circuit
For f < 5 MHz, Use DC-Coupled Square Wave
(0 to V
DD
)
AC-Coupled. When DC-Coupled:
0 to V
DD
max (CMOS-Compatible)
Test Conditions/Comments
See Figure 3 for Input Circuit
ADF4001–SPECIFICATIONS
1
5
625
2.5
2.7/10
1
2
1.5
2
0.8
×
DV
DD
0.2
×
DV
DD
±
1
10
DV
DD
– 0.4
0.4
2.7/5.5
AV
DD
AV
DD
/6.0
5.5
0.4
1
–161
–153
–99
–90/–95
mA typ
µA
typ
% typ
kΩ typ
nA typ
% typ
% typ
% typ
V min
V max
µA
max
pF max
V min
V max
V min/V max
V min/V max
mA max
mA max
µA
typ
dBc/Hz typ
dBc/Hz typ
dBc/Hz typ
dBc typ/dBc typ
I
OH
= 500
µA
I
OL
= 500
µA
AV
DD
≤
V
P
≤
6.0 V
4.5 mA typical
T
A
= 25°C
@ 200 kHz PFD Frequency
@ 1 MHz PFD Frequency
@ VCXO Output
@ 1 kHz Offset and 200 kHz PFD Frequency
@ 200 kHz/400 kHz and 200 kHz PFD Frequency
NOTES
1
Operating temperature range is as follows: B Version: –40°C to +85°C.
2
AV
DD
= DV
DD
= 3 V; for AV
DD
= DV
DD
= 5 V, use CMOS-compatible levels.
3
Guaranteed by design. Sample tested to ensure compliance.
4
T
A
= 25°C; AV
DD
= DV
DD
= 3 V; RF
IN
= 100 MHz.
5
The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 logN (where N is the N divider value).
6
The phase noise is measured with the EVAL-ADF4001EB1 Evaluation Board and the HP8562E Spectrum Analyzer.
7
f
REFIN
= 10 MHz; f
PFD
= 200 kHz; Offset frequency = 1 kHz; f
RF
= 200 MHz; N = 1000; Loop B/W = 20 kHz.
Specifications subject to change without notice.
–2–
REV. 0
AD [ ANALOG DEVICES ]
