欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9884AKS-100 参数 Datasheet PDF下载

AD9884AKS-100图片预览
型号: AD9884AKS-100
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MSPS / 140 MSPS模拟平板界面 [100 MSPS/140 MSPS Analog Flat Panel Interface]
分类和应用: 商用集成电路
文件页数/大小: 24 页 / 189 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9884AKS-100的Datasheet PDF文件第2页浏览型号AD9884AKS-100的Datasheet PDF文件第3页浏览型号AD9884AKS-100的Datasheet PDF文件第4页浏览型号AD9884AKS-100的Datasheet PDF文件第5页浏览型号AD9884AKS-100的Datasheet PDF文件第6页浏览型号AD9884AKS-100的Datasheet PDF文件第7页浏览型号AD9884AKS-100的Datasheet PDF文件第8页浏览型号AD9884AKS-100的Datasheet PDF文件第9页  
a
FEATURES
140 MSPS Maximum Conversion Rate
500 MHz Analog Bandwidth
0.5 V to 1.0 V Analog Input Range
400 ps p-p PLL Clock Jitter
Power-Down Mode
3.3 V Power Supply
2.5 V to 3.3 V Three-State CMOS Outputs
Demultiplexed Output Ports
Data Clock Output Provided
Low Power: 570 mW Typical
Internal PLL Generates CLOCK from HSYNC
Serial Port Interface
Fully Programmable
Supports Alternate Pixel Sampling for Higher-
Resolution Applications
APPLICATIONS
RGB Graphics Processing
LCD Monitors and Projectors
Plasma Display Panels
Scan Converters
GENERAL DESCRIPTION
R
IN
100 MSPS/140 MSPS
Analog Flat Panel Interface
AD9884A
FUNCTIONAL BLOCK DIAGRAM
AD9884A
8
CLAMP
A/D
8
8
R
OUTA
R
OUTB
G
OUTA
G
OUTB
B
OUTA
B
OUTB
DATACK
HSOUT
0.15V
8
G
IN
CLAMP
A/D
8
8
8
B
IN
CLAMP
A/D
2
CLOCK
GENERATOR
CONTROL
REF
8
8
HSYNC
COAST
CLAMP
CKINV
CKEXT
REFIN
FILT SOGIN SOGOUT SDA SCL A
0
A
1
PWRDN
REFOUT
The AD9884A is a complete 8-bit 140 MSPS monolithic analog
interface optimized for capturing RGB graphics signals from
personal computers and workstations. Its 140 MSPS encode
rate capability and full-power analog bandwidth of 500 MHz
supports display resolutions of up to 1280
×
1024 (SXGA) at
75 Hz with sufficient input bandwidth to accurately acquire and
digitize each pixel.
To minimize system cost and power dissipation, the AD9884A
includes an internal +1.25 V reference, PLL to generate a pixel
clock from HSYNC, and programmable gain, offset and clamp
circuits. The user provides only a +3.3 V power supply, analog
input, and HSYNC signals. Three-state CMOS outputs may be
powered by a supply between 2.5 V and 3.3 V.
The AD9884A’s on-chip PLL generates a pixel clock from the
HSYNC input. Pixel clock output frequencies range from
20 MHz to 140 MHz. PLL clock jitter is typically 400 ps p-p
relative to the input reference. When the COAST signal is pre-
sented, the PLL maintains its output frequency in the absence
of HSYNC. A 32-step sampling phase adjustment is provided.
Data, HSYNC and Data Clock output phase relationships are
always maintained. The PLL can be disabled and an external
clock input provided as the pixel clock.
A clamp signal is generated internally or may be provided by the
user through the CLAMP input pin. This device is fully program-
mable via a two-wire serial port.
Fabricated in an advanced CMOS process, the AD9884A is
provided in a space-saving 128-lead MQFP surface mount plas-
tic package and is specified over a 0°C to +70°C temperature
range.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000