欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9883AKSTZ-110 参数 Datasheet PDF下载

AD9883AKSTZ-110图片预览
型号: AD9883AKSTZ-110
PDF下载: 下载PDF文件 查看货源
内容描述: 110 MSPS / 140 MSPS模拟接口用于平板显示器 [110 MSPS/140 MSPS Analog Interface for Flat Panel Displays]
分类和应用: 显示器消费电路商用集成电路
文件页数/大小: 28 页 / 223 K
品牌: ADI [ ADI ]
 浏览型号AD9883AKSTZ-110的Datasheet PDF文件第3页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第4页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第5页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第6页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第8页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第9页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第10页浏览型号AD9883AKSTZ-110的Datasheet PDF文件第11页  
AD9883A  
PIN CONFIGURATION  
80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61  
1
2
GND  
GREEN <7>  
GREEN <6>  
GREEN <5>  
GREEN <4>  
GREEN <3>  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
GND  
PIN 1  
IDENTIFIER  
V
D
3
REF BYPASS  
4
SDA  
SCL  
A0  
5
6
7
GREEN <2>  
GREEN <1>  
GREEN <0>  
GND  
R
AIN  
8
GND  
9
V
D
AD9883A  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
V
TOP VIEW  
D
(Not to Scale)  
V
GND  
DD  
BLUE <7>  
BLUE <6>  
BLUE <5>  
BLUE <4>  
BLUE <3>  
BLUE <2>  
BLUE <1>  
BLUE <0>  
GND  
SOGIN  
G
AIN  
GND  
V
D
V
D
GND  
B
AIN  
V
D
GND  
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40  
Table I. Complete Pinout List  
Pin Type  
nputs  
Mnemonic  
Function  
Value  
Pin No.  
I
RAIN  
GAIN  
BAIN  
HSYNC  
VSYNC  
SOGIN  
CLAMP  
COAST  
Analog Input for Converter R  
Analog Input for Converter G  
Analog Input for Converter B  
Horizontal SYNC Input  
Vertical SYNC Input  
Input for Sync-on-Green  
0.0 V to 1.0 V  
0.0 V to 1.0 V  
0.0 V to 1.0 V  
3.3 V CMOS  
3.3 V CMOS  
0.0 V to 1.0 V  
3.3 V CMOS  
3.3 V CMOS  
54  
48  
43  
30  
31  
49  
38  
29  
Clamp Input (External CLAMP Signal)  
PLL COAST Signal Input  
Outputs  
Red [7:0]  
Green [7:0]  
Blue [7:0]  
DATACK  
HSOUT  
VSOUT  
SOGOUT  
Outputs of Converter Red, Bit 7 is the MSB  
Outputs of Converter Green, Bit 7 is the MSB  
Outputs of Converter Blue, Bit 7 is the MSB  
Data Output Clock  
HSYNC Output (Phase-Aligned with DATACK)  
VSYNC Output (Phase-Aligned with DATACK)  
Sync-on-Green Slicer Output  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
70–77  
2–9  
12–19  
67  
66  
64  
65  
References  
REF BYPASS Internal Reference Bypass  
1.25 V  
58  
37  
33  
MIDSCV  
FILT  
Internal Midscale Voltage Bypass  
Connection for External Filter Components for Internal PLL  
Power Supply VD  
Analog Power Supply  
3.3 V  
3.3 V  
39, 42,  
45, 46, 51, 52,  
59, 62  
11, 22, 23, 69,  
78, 79  
VDD  
Output Power Supply  
PVD  
GND  
PLL Power Supply  
Ground  
3.3 V  
0 V  
26, 27, 34, 35  
1, 10, 20, 21,  
24, 25, 28, 32,  
36, 40, 41, 44,  
47, 50, 53, 60,  
61, 63, 68, 80  
Control  
SDA  
SCL  
A0  
Serial Port Data I/O  
Serial Port Data Clock (100 kHz Maximum)  
Serial Port Address Input 1  
3.3 V CMOS  
3.3 V CMOS  
3.3 V CMOS  
57  
56  
55  
–7–  
REV. B  
 复制成功!