欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9772AAST 参数 Datasheet PDF下载

AD9772AAST图片预览
型号: AD9772AAST
PDF下载: 下载PDF文件 查看货源
内容描述: 14位, 160 MSPS的TxDAC + 2倍插值滤波器 [14-Bit, 160 MSPS TxDAC+ with 2x Interpolation Filter]
分类和应用: 转换器数模转换器
文件页数/大小: 32 页 / 591 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9772AAST的Datasheet PDF文件第1页浏览型号AD9772AAST的Datasheet PDF文件第3页浏览型号AD9772AAST的Datasheet PDF文件第4页浏览型号AD9772AAST的Datasheet PDF文件第5页浏览型号AD9772AAST的Datasheet PDF文件第6页浏览型号AD9772AAST的Datasheet PDF文件第7页浏览型号AD9772AAST的Datasheet PDF文件第8页浏览型号AD9772AAST的Datasheet PDF文件第9页  
AD9772A–SPECIFICATIONS
DC SPECIFICATIONS
Parameter
RESOLUTION
DC ACCURACY
1
Integral Linearity Error (INL)
Differential Nonlinearity (DNL)
Monotonicity (12-Bit)
ANALOG OUTPUT
Offset Error
Gain Error (Without Internal Reference)
Gain Error (With Internal Reference)
Full-Scale Output Current
2
Output Compliance Range
Output Resistance
Output Capacitance
REFERENCE OUTPUT
Reference Voltage
Reference Output Current
3
REFERENCE INPUT
Input Compliance Range
Reference Input Resistance (REFLO = 3 V)
Small Signal Bandwidth
TEMPERATURE COEFFICIENTS
Unipolar Offset Drift
Gain Drift (Without Internal Reference)
Gain Drift (With Internal Reference)
Reference Voltage Drift
POWER SUPPLY
AVDD
Voltage Range
Analog Supply Current (I
AVDD
)
Analog Supply Current in SLEEP Mode (I
AVDD
)
DVDD1, DVDD2
Voltage Range
Digital Supply Current (I
DVDD1
+ I
DVDD2
)
CLKVDD, PLLVDD
4
(PLLVDD = 3.0 V)
Voltage Range
Clock Supply Current (I
CLKVDD
+ I
PLLVDD
)
CLKVDD (PLLVDD = 0 V)
Voltage Range
Clock Supply Current (I
CLKVDD
)
Nominal Power Dissipation
5
Power Supply Rejection Ratio (PSRR)
6
– AVDD
Power Supply Rejection Ratio (PSRR)
6
– DVDD
OPERATING RANGE
NOTES
1
Measured at I
OUTA
driving a virtual ground.
2
Nominal full-scale current, I
OUTFS
, is 32 the I
REF
current.
3
Use an external amplifier to drive any external load.
4
Measured at f
DATA
= 100 MSPS and f
OUT
= 1 MHz, DIV1, DIV0 = 0 V.
5
Measured with PLL enabled at f
DATA
= 50 MSPS and f
OUT
= 1 MHz.
6
Measured over a 3.0 V to 3.6 V range.
Specifications subject to change without notice.
(T
MIN
to T
MAX
, AVDD = 3.3 V, CLKVDD = 3.3 V, PLLVDD = 0 V, DVDD = 3.3 V, I
OUTFS
= 20 mA, unless otherwise noted.)
Min
14
±
3.5
±
2.0
Guaranteed Over Specified Temperature Range
–0.025
–2
–5
–1.0
200
3
1.14
1.20
1
1.26
+0.025
+2
+5
+1.25
Typ
Max
Unit
Bits
LSB
LSB
±
0.5
±
1.5
20
% of FSR
% of FSR
% of FSR
mA
V
kΩ
pF
V
µA
V
mΩ
MHz
ppm of FSR/°C
ppm of FSR/°C
ppm of FSR/°C
ppm/°C
0.1
10
0.5
0
±
50
±
100
±
50
1.25
3.1
3.3
34
4.3
3.3
37
3.3
25
3.3
6.0
253
3.5
37
6
3.5
40
3.5
30
3.5
272
+0.6
+0.025
+85
V
mA
mA
V
mA
V
mA
V
mA
mW
% of FSR/V
% of FSR/V
°C
3.1
3.1
3.1
–0.6
–0.025
–40
–2–
REV. A