欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9767ASTZRL 参数 Datasheet PDF下载

AD9767ASTZRL图片预览
型号: AD9767ASTZRL
PDF下载: 下载PDF文件 查看货源
内容描述: 10位/ 12位/ 14位, 125 MSPS双通道TxDAC数字 - 模拟转换器 [10-/12-/14-Bit, 125 MSPS Dual TxDAC Digital-to-Analog Converters]
分类和应用: 转换器数模转换器
文件页数/大小: 44 页 / 643 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9767ASTZRL的Datasheet PDF文件第1页浏览型号AD9767ASTZRL的Datasheet PDF文件第2页浏览型号AD9767ASTZRL的Datasheet PDF文件第3页浏览型号AD9767ASTZRL的Datasheet PDF文件第4页浏览型号AD9767ASTZRL的Datasheet PDF文件第6页浏览型号AD9767ASTZRL的Datasheet PDF文件第7页浏览型号AD9767ASTZRL的Datasheet PDF文件第8页浏览型号AD9767ASTZRL的Datasheet PDF文件第9页  
Data Sheet
SPECIFICATIONS
DC SPECIFICATIONS
AD9763/AD9765/AD9767
T
MIN
to T
MAX
, AVDD = 3.3 V or 5 V, DVDD1 = DVDD2 = 3.3 V or 5 V, I
OUTFS
= 20 mA, unless otherwise noted.
Table 1.
AD9763
Parameter
RESOLUTION
DC ACCURACY
Integral Linearity Error (INL)
T
A
= 25°C
T
MIN
to T
MAX
Differential Nonlinearity (DNL)
T
A
= 25°C
T
MIN
to T
MAX
ANALOG OUTPUT
Offset Error
Gain Error Without Internal Reference
Gain Error with Internal Reference
Gain Match
Full-Scale Output Current
Output Compliance Range
Output Resistance
Output Capacitance
REFERENCE OUTPUT
Reference Voltage
Reference Output Current
REFERENCE INPUT
Input Compliance Range
Reference Input Resistance
Small-Signal Bandwidth
TEMPERATURE COEFFICIENTS
Offset Drift
Gain Drift Without Internal Reference
Gain Drift with Internal Reference
Reference Voltage Drift
POWER SUPPLY
Supply Voltages
AVDD
DVDD1, DVDD2
Analog Supply Current (I
AVDD
)
Digital Supply Current (I
DVDD
)
Digital Supply Current (I
DVDD
)
Supply Current Sleep Mode (I
AVDD
)
Power Dissipation
(5 V, I
OUTFS
= 20 mA)
Power Dissipation
(5 V, I
OUTFS
= 20 mA)
Power Dissipation
(5 V, I
OUTFS
= 20 mA)
Power Supply Rejection Ratio
—AVDD
Power Supply Rejection Ratio
—DVDD
OPERATING RANGE
1
2
AD9765
Max
Min
12
Typ
Max
Min
14
AD9767
Typ
Max
Unit
Bits
LSB
LSB
LSB
LSB
LSB
LSB
% of FSR
% of FSR
% of FSR
% of FSR
dB
mA
V
pF
V
nA
V
MHz
ppm of FSR/°C
ppm of FSR/°C
ppm of FSR/°C
ppm/°C
Min
10
−1
Typ
±0.1
+1
−1.5
−2.0
±0.4
+1.5
+2.0
+0.75
+1.0
+0.02
+2
+5
+1.6
+0.14
20.0
+1.25
−3.5
−4.0
−2.5
−3.0
−0.02
−2
−5
−1.6
−0.14
2.0
−1.0
±1.5
+3.5
+4.0
+2.5
+3.0
+0.02
+2
+5
+1.6
+0.14
20.0
+1.25
−0.5
±0.07
+0.5
−0.75
−1.0
−0.02
−2
−5
−1.6
−0.14
2.0
−1.0
±0.3
±1.0
−0.02
−2
−5
−1.6
−0.14
2.0
−1.0
±0.25
±1
±0.1
+0.02
+2
+5
+1.6
+0.14
20.0
+1.25
±0.25
±1
±0.1
±0.25
±1
±0.1
100
5
1.14
1.20
100
1.26
1.14
100
5
1.20
100
1.26
1.14
100
5
1.20
100
1.26
0.1
1
0.5
0
±50
±100
±50
1.25
0.1
1
0.5
0
±50
±100
±50
1.25
0.1
1
0.5
0
±50
±100
±50
1.25
3
2.7
5
5
71
5
8
380
420
450
5.5
5.5
75
7
15
12.0
410
450
+0.4
+0.025
+85
3
2.7
5
5
71
5
8
380
420
450
5.5
5.5
75
7
15
12.0
410
450
+0.4
+0.025
+85
3
2.7
5
5
71
5
8
380
420
450
5.5
5.5
75
7
15
12.0
410
450
+0.4
+0.025
+85
V
V
mA
mA
mA
mA
mW
mW
mW
% of FSR/V
% of FSR/V
°C
–0.4
–0.025
–40
–0.4
–0.025
–40
–0.4
–0.025
–40
Measured at I
OUTA
, driving a virtual ground.
Nominal full-scale current, I
OUTFS
, is 32 times the I
REF
current.
3
An external buffer amplifier with input bias current <100 nA should be used to drive any external load.
4
Measured at f
CLK
= 25 MSPS and f
OUT
= 1.0 MHz.
5
Measured at f
CLK
= 100 MSPS and f
OUT
= 1 MHz.
6
Measured as unbuffered voltage output with I
OUTFS
= 20 mA and R
LOAD
= 50 Ω at I
OUTA
and I
OUTB
, f
CLK
= 100 MSPS, and f
OUT
= 40 MHz.
7
±10% power supply variation.
Rev. G | Page 5 of 44