欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD9042AST 参数 Datasheet PDF下载

AD9042AST图片预览
型号: AD9042AST
PDF下载: 下载PDF文件 查看货源
内容描述: 12位, 41 MSPS单芯片A / D转换器 [12-Bit, 41 MSPS Monolithic A/D Converter]
分类和应用: 转换器
文件页数/大小: 24 页 / 489 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD9042AST的Datasheet PDF文件第2页浏览型号AD9042AST的Datasheet PDF文件第3页浏览型号AD9042AST的Datasheet PDF文件第4页浏览型号AD9042AST的Datasheet PDF文件第5页浏览型号AD9042AST的Datasheet PDF文件第7页浏览型号AD9042AST的Datasheet PDF文件第8页浏览型号AD9042AST的Datasheet PDF文件第9页浏览型号AD9042AST的Datasheet PDF文件第10页  
AD9042
DIE LAYOUT AND MECHANICAL INFORMATION
Die Dimensions . . . . . . . . . . . . . . . . 155
×
168
×
21 (± 1) mils
Pad Dimensions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
×
4 mils
Metalization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Aluminum
Backing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . None
Substrate Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND
Transistor Count . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2,605
Passivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Oxynitride
Die Attach . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Silver Filled
Bond Wire . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Gold
DIE LAYOUT W/PAD LABELS
Harmonic Distortion
The ratio of the rms signal amplitude to the rms value of the
worst harmonic component, reported in dBc.
Integral Nonlinearity
The deviation of the transfer function from a reference line
measured in fractions of 1 LSB using a “best straight line”
determined by a least square curve fit.
Minimum Conversion Rate
The encode rate at which the SNR of the lowest analog signal
frequency drops by no more than 3 dB below the guaranteed
limit.
Maximum Conversion Rate
The encode rate at which parametric testing is performed.
Output Propagation Delay
The delay between the 50% point of the rising edge of ENCODE
command and the time when all output data bits are within
valid logic levels.
Overvoltage Recovery Time
The amount of time required for the converter to recover to
0.02% accuracy after an analog input signal 150% of full scale is
reduced to midscale.
Power Supply Rejection Ratio
The ratio of a change in input offset voltage to a change in
power supply voltage.
Signal-to-Noise-and-Distortion (SINAD)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral
components, including harmonics but excluding dc.
Signal-to-Noise Ratio (without Harmonics)
The ratio of the rms signal amplitude (set at 1 dB below full
scale) to the rms value of the sum of all other spectral
components, excluding the first five harmonics and dc.
DEFINITION OF SPECIFICATIONS
Analog Bandwidth
Spurious-Free Dynamic Range
The analog input frequency at which the spectral power of the
fundamental frequency (as determined by the FFT analysis) is
reduced by 3 dB.
Aperture Delay
The ratio of the rms signal amplitude to the rms value of the
peak spurious spectral component. The peak spurious
component may or may not be a harmonic. May be reported in
dBc (i.e., degrades as signal levels is lowered), or in dBFS
(always related back to converter full scale).
Transient Response
The delay between the 50% point of the rising edge of the
ENCODE command and the instant at which the analog input
is sampled.
Aperture Uncertainty (Jitter)
The time required for the converter to achieve 0.02%
accuracy when a one-half full-scale step function is applied to
the analog input.
Two-Tone Intermodulation Distortion Rejection
The sample-to-sample variation in aperture delay.
Differential Nonlinearity
The deviation of any code from an ideal 1 LSB step.
Encode Pulse Width/Duty Cycle
The ratio of the rms value of either input tone to the rms
value of the worst third order intermodulation product;
reported in dBc.
Two-Tone SFDR
Pulse width high is the minimum amount of time that the
ENCODE pulse should be left in logic “1” state to achieve
rated performance; pulse width low is the minimum time
ENCODE pulse should be left in low state. At a given clock
rate, these specs define an acceptable Encode duty cycle.
The ratio of the rms value of either input tone to the rms value
of the peak spurious component. The peak spurious component
may or may not be an IMD product. May be reported in dBc
(i.e., degrades as signal levels is lowered), or in dBFS (always
related back to converter full scale).
–6–
REV. A