欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD876JR 参数 Datasheet PDF下载

AD876JR图片预览
型号: AD876JR
PDF下载: 下载PDF文件 查看货源
内容描述: 10位20 MSPS, 160 mW的CMOS A / D转换器 [10-Bit 20 MSPS 160 mW CMOS A/D Converter]
分类和应用: 转换器
文件页数/大小: 16 页 / 338 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD876JR的Datasheet PDF文件第4页浏览型号AD876JR的Datasheet PDF文件第5页浏览型号AD876JR的Datasheet PDF文件第6页浏览型号AD876JR的Datasheet PDF文件第7页浏览型号AD876JR的Datasheet PDF文件第9页浏览型号AD876JR的Datasheet PDF文件第10页浏览型号AD876JR的Datasheet PDF文件第11页浏览型号AD876JR的Datasheet PDF文件第12页  
AD876
analog ground can lower the ac source impedance. The value
of this capacitance will depend on the source resistance and the
required signal bandwidth.
The input span of the AD876 is a function of the reference
voltages. For more information regarding the input range, see
the DRIVING THE REFERENCE TERMINALS section of
the data sheet.
AD876
3
20 kHz. At a sample clock frequency of 20 MHz, the dc bias
current at 3 V dc is approximately 30
µA.
If we choose R2 equal
to 1 kΩ and R1 equal to 50
Ω,
the parallel capacitance should
be a minimum of 0.008
µF
to avoid attenuating signals close to
20 kHz. Note that the bias current will cause a 31.5 mV offset
from the 3 V bias.
In systems that must use dc-coupling, use an op amp to level-
shift a ground-referenced signal to comply with the input
requirements of the AD876. Figure 14 shows an AD817
configured in inverting mode with ac signal gain of –1. The dc
voltage at the noninverting input of the op amp controls the
amount of dc level shifting. A resistive voltage divider attenu-
ates the REFBF signal. The op amp then multiplies the attenu-
ated signal by 2. In the case where REFBF = 1.6 V, the dc
output level will be 2.6 V. The AD817 is a low cost, fast settling,
single supply op amp with a G = –1 bandwidth of 29 MHz. The
AD818 is similar to the AD817 but has a 50 MHz bandwidth.
Other appropriate op amps include the AD8011, AD812 (a dual),
and the AD8001.
R
f
= 4.99k
+V
CC
0.1 F
NC
0Vdc
2V p-p
R
IN
= 4.99k
3k
REFBF
14.7k
NC
1
AIN
C
P
2
C
H
Figure 11. AD876 Equivalent Input Structure
<
V
S
200
AIN
Figure 12. Simple AD876 Drive Requirements
In many cases, particularly in single-supply operation, ac-
coupling offers a convenient way of biasing the analog input
signal at the proper signal range. Figure 13 shows a typical
configuration for ac-coupling the analog input signal to the
AD876. Maintaining the specifications outlined in the data
sheet requires careful selection of the component values. The
most important concern is the
f
-3 dB
high-pass corner that is a
function of R2, and the parallel combination of C1 and C2.
The
f
-3 dB
point can be approximated by the equation
f
−3
dB
=
1
[2
× π ×
(
R2) Ceq
]
AD876
AD817 OR
AD818
AIN
Figure 14. Bipolar Level Shift
where
Ceq
is the parallel combination of C1 and C2. Note that
C1 is typically a large electrolytic or tantalum capacitor that
becomes inductive at high frequencies. Adding a small ceramic
or polystyrene capacitor on the order of 0.01
µF
that does not
become inductive until negligibly higher frequencies maintains
a low impedance over a wide frequency range.
AD876
AIN
R2
C2
3V
V
BIAS
I
B
An integrated difference amplifier such as the AD830 is an
alternate means of providing dc level shifting. The AD830
provides a great deal of flexibility with control over offset and
gain. Figure 15 shows the AD830 precisely level-shifting a
unipolar, ground-referenced signal. The reference voltage,
REFBS, determines the amount of level-shifting. The ac gain
is 1. The AD830 offers the advantages of high CMRR, precise
gain, offset, and high-impedance inputs when compared with a
discrete implementation. For more information regarding the
AD830, see the AD830 data sheet.
+12V
0.1
2V
0
V
B
AD830
V
B
0.1
V
B
+2V
C1
V
IN
R1
AD876
AIN
Figure 13. AC-Coupled Inputs
–12V
REFBS
There are additional considerations when choosing the resistor
values. The ac-coupling capacitors integrate the switching
transients present at the input of the AD876 and cause a net dc
bias current, I
B
, to flow into the input. The magnitude of this
bias current increases with increasing dc signal level and also
increases with sample frequency. This bias current will result in
an offset error of (R1 + R2)
×
I
B
. If it is necessary to compen-
sate this error, consider making R2 negligibly small or modify-
ing V
BIAS
to account for the resultant offset.
As an example, assume that the input to the AD876 must have
a dc bias of 3 V and the minimum expected signal frequency is
Figure 15. Level Shifting with the AD830
REFERENCE INPUT DRIVING THE REFERENCE
TERMINALS
The AD876 requires an external reference on pins REFTF and
REFBF. The AD876 provides reference sense pins, REFTS
and REFBS, to minimize voltage drops caused by external and
internal wiring resistance. A resistor ladder, nominally 250
Ω,
connects pins REFTF and REFBF.
–8–
REV. B