欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8605ARTZ-REEL7 参数 Datasheet PDF下载

AD8605ARTZ-REEL7图片预览
型号: AD8605ARTZ-REEL7
PDF下载: 下载PDF文件 查看货源
内容描述: 精密,低噪声CMOS轨到轨输入/输出运算放大器 [Precision Low noise CMOS Rail-to-Rail Input/Output Operational Amplifiers]
分类和应用: 运算放大器光电二极管
文件页数/大小: 20 页 / 610 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第1页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第2页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第4页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第5页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第6页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第7页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第8页浏览型号AD8605ARTZ-REEL7的Datasheet PDF文件第9页  
AD8605/AD8606/AD8608
5 V ELECTRICAL SPECIFICATIONS
Table 1. @ V
S
= 5 V, V
CM
= V
S
/2, T
A
= 25°C, unless otherwise noted.
Parameter
INPUT CHARACTERISTICS
Offset Voltage
AD8605/AD8606
AD8608
Symbol
V
OS
V
S
= 3.5 V, V
CM
= 3 V
V
S
= 3.5 V, V
CM
= 2.7 V
V
S
= 5 V, V
CM
= 0 V to 5 V
−40°C < T
A
< +125°C
I
B
−40°C < T
A
< +85°C
−40°C < T
A
< +125°C
−40°C < T
A
< +85°C
−40°C < T
A
< +125°C
I
OS
−40°C < T
A
< +85°C
−40°C < T
A
< +125°C
Input Voltage Range
Common-Mode Rejection Ratio
Large Signal Voltage Gain
Offset Voltage Drift
AD8605/AD8606
AD8608
INPUT CAPACITANCE
Common-Mode Input Capacitance
Differential Input Capacitance
OUTPUT CHARACTERISTICS
Output Voltage High
CMRR
A
VO
V
CM
= 0 V to 5 V
−40°C < T
A
< +125°C
V
O
= 0.5 V to 4.5 V
R
L
= 2 kΩ, V
CM
= 0 V
0
85
75
300
100
90
1,000
0.1
20
20
80
0.2
65
75
300
750
1
50
250
100
300
0.5
20
75
5
µV
µV
µV
µV
pA
pA
pA
pA
pA
pA
pA
pA
V
dB
dB
V/mV
Conditions
Min
Typ
Max
Unit
Input Bias Current
AD8605/AD8606
AD8605/AD8606
AD8608
AD8608
Input Offset Current
∆V
OS
/∆T
∆V
OS
/∆T
1
1.5
8.8
2.59
4.5
6.0
µV/°C
µV/°C
pF
pF
V
V
V
mV
mV
mV
mA
V
OH
Output Voltage Low
V
OL
I
L
= 1 mA
I
L
= 10 mA
−40°C < T
A
< +125°C
I
L
= 1 mA
I
L
= 10 mA
−40°C < T
A
< +125°C
f = 1 MHz, A
V
= 1
4.96
4.7
4.6
4.98
4.79
20
170
±80
10
40
210
290
Output Current
Closed-Loop Output Impedance
POWER SUPPLY
Power Supply Rejection Ratio
AD8605/AD8606
AD8608
Supply Current/Amplifier
DYNAMIC PERFORMANCE
Slew Rate
Settling Time
Full Power Bandwidth
Gain Bandwidth Product
Phase Margin
I
OUT
Z
OUT
PSRR
I
SY
V
S
= 2.7 V to 5.5 V
V
S
= 2.7 V to 5.5 V
−40°C < T
A
< +125°C
V
O
= 0 V
−40°C < T
A
< +125°C
R
L
= 2 kΩ
To 0.01%, 0 V to 2 V step
< 1% distortion
80
77
70
95
92
90
1
1.2
1.4
dB
dB
dB
mA
mA
V/µs
µs
kHz
MHz
Degrees
SR
t
S
BW
P
GBP
ϕ
O
5
<1
360
10
65
Rev. D | Page 3 of 20