欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD8367ARUZ1 参数 Datasheet PDF下载

AD8367ARUZ1图片预览
型号: AD8367ARUZ1
PDF下载: 下载PDF文件 查看货源
内容描述: 500 MHz时,呈线性dB的VGA与AGC检波器 [500 MHz, Linear-in-dB VGA with AGC Detector]
分类和应用:
文件页数/大小: 24 页 / 497 K
品牌: ADI [ ADI ]
 浏览型号AD8367ARUZ1的Datasheet PDF文件第1页浏览型号AD8367ARUZ1的Datasheet PDF文件第2页浏览型号AD8367ARUZ1的Datasheet PDF文件第4页浏览型号AD8367ARUZ1的Datasheet PDF文件第5页浏览型号AD8367ARUZ1的Datasheet PDF文件第6页浏览型号AD8367ARUZ1的Datasheet PDF文件第7页浏览型号AD8367ARUZ1的Datasheet PDF文件第8页浏览型号AD8367ARUZ1的Datasheet PDF文件第9页  
AD8367  
SPECIFICATIONS  
VS = 5 V, TA = 25°C, system impedance ZO = 200 Ω, VMODE = 5 V, f = 10 MHz, unless otherwise noted.  
Table 1.  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
OVERALL FUNCTION  
Frequency Range  
GAIN Range  
LF  
500  
MHz  
dB  
45  
INPUT STAGE  
Pins INPT and ICOM  
To avoid input overload  
From INPT to ICOM  
Pin GAIN  
VMODE = 5 V, 50 mV ≤ VGAIN ≤ 950 mV  
VMODE = 0 V, 50 mV ≤ VGAIN ≤ 950 mV  
100 mV ≤ VGAIN ≤ 900 mV  
VGAIN = 0.95 V  
Maximum Input  
Input Resistance  
GAIN CONTROL INTERFACE  
Scaling Factor  
700  
200  
mV p-p  
Ω
175  
225  
+20  
−20  
0.2  
mV/dB  
mV/dB  
dB  
Gain Law Conformance  
Maximum Gain  
+42.5  
−2.5  
300  
300  
5
dB  
dB  
ns  
ns  
Minimum Gain  
VGAIN Step Response  
VGAIN = 0.05 V  
From 0 dB to 30 dB  
From 30 dB to 0 dB  
VGAIN = 0.5 V  
Small Signal Bandwidth  
OUTPUT STAGE  
MHz  
Pin VOUT  
Maximum Output Voltage Swing  
RL = 1 kΩ  
RL = 200 Ω  
Series resistance of output buffer  
4.3  
3.5  
50  
V p-p  
V p-p  
Ω
Output Source Resistance  
Output Centering Voltage1  
SQUARE LAW DETECTOR  
Output Set Point  
AGC Small Signal Response Time  
POWER INTERFACE  
VS/2  
V
Pin DETO  
354  
1
mV rms  
μs  
CAGC = 100 pF, 6 dB gain step  
Pins VPSI, VPSO, ICOM, and OCOM  
Supply Voltage  
Total Supply Current  
2.7  
5.5  
30  
V
mA  
ENBL high, maximum gain, RL = 200 Ω  
(includes load current)  
26  
Disable Current vs. Temperature  
ENBL low  
−40°C ≤ TA ≤ +85°C  
1.3  
1.6  
1.8  
mA  
mA  
MODE CONTROL INTERFACE  
Mode LO Threshold  
Mode HI Threshold  
Pin MODE  
Device in negative slope mode of operation  
Device in positive slope mode of operation  
Pin ENBL  
1.2  
1.4  
V
V
ENABLE INTERFACE  
Enable Threshold  
Enable Response Time  
2.5  
1.5  
V
μs  
Time delay following LO to HI transition until  
device meets full specifications.  
Enable Input Bias Current  
ENBL at 5 V  
ENBL at 0 V  
27  
32  
μA  
nA  
f = 70 MHz  
Gain  
Maximum gain  
Minimum gain  
+42.5  
−3.7  
19.9  
−5.6  
6.2  
dB  
dB  
mV/dB  
dB  
dB  
Gain Scaling Factor  
Gain Intercept  
Noise Figure  
Maximum gain  
Output IP3  
f1 = 70 MHz, f2 = 71 MHz, VGAIN = 0.5 V  
36.5  
29.5  
8.5  
dBm  
dBV rms  
dBm  
dBV rms  
Output 1 dB Compression Point  
VGAIN = 0.5 V  
1.5  
Rev. A | Page 3 of 24  
 
 复制成功!