欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD826AN 参数 Datasheet PDF下载

AD826AN图片预览
型号: AD826AN
PDF下载: 下载PDF文件 查看货源
内容描述: 高速,低功耗双路运算放大器 [High-Speed, Low-Power Dual Operational Amplifier]
分类和应用: 运算放大器
文件页数/大小: 14 页 / 232 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD826AN的Datasheet PDF文件第6页浏览型号AD826AN的Datasheet PDF文件第7页浏览型号AD826AN的Datasheet PDF文件第8页浏览型号AD826AN的Datasheet PDF文件第9页浏览型号AD826AN的Datasheet PDF文件第10页浏览型号AD826AN的Datasheet PDF文件第12页浏览型号AD826AN的Datasheet PDF文件第13页浏览型号AD826AN的Datasheet PDF文件第14页  
AD826
SINGLE SUPPLY OPERATION
R3 and C2 reduce the effect of the power supply changes on the
output by low-pass filtering with a corner at
1
.
2πR
3
C
2
An exciting feature of the AD826 is its ability to perform well in a
single supply configuration (see Figure 37). The AD826 is ideally
suited for applications that require low power dissipation and high
output current and those which need to drive large capacitive
loads, such as high speed buffering and instrumentation.
Referring to Figure 36, careful consideration should be given to
the proper selection of component values. The choices for this
particular circuit are: (R1 + R3) R2 combine with C1 to form a
low frequency corner of approximately 30 Hz.
V
S
The values for R
L
and C
L
were chosen to demonstrate the
AD826’s exceptional output drive capability. In this configura-
tion, the output is centered around 2.5 V. In order to eliminate
the static dc current associated with this level, C3 was inserted
in series with R
L
.
500mV
100
R3
1k
90
3.3 F
C2
0.1 F
R1
9k
0.01 F
C1
1 F
V
IN
R2
10k
1/2
AD826
R
L
150
C3
0.1 F
C
OUT
V
OUT
C
L
200pF
10
0%
500mV
100ns
Figure 36. Single Supply Amplifier Configuration
Figure 37. Single Supply Pulse Response, G = +1,
R
L
= 150
, C
L
= 200 pF
1k
PARALLEL AMPS PROVIDE 100 mA TO LOAD
By taking advantage of the superior matching characteristics of
the AD826, enhanced performance can easily be achieved by
employing the circuit in Figure 38. Here, two identical cells are
paralleled to obtain even higher load driving capability than that
of a single amplifier (100 mA min guaranteed). R1 and R2 are
included to limit current flow between amplifier outputs that
would arise in the presence of any residual mismatch.
V
S
1 F
1k
0.1 F
1/2
AD826
V
IN
R1
5
V
OUT
R
L
1k
1/2
AD826
0.1 F
R2
5
–V
S
1k
1 F
Figure 38. Parallel Amp Configuration
REV. B
–11–