Product
Overview
Online
Documentation
Design
Resources
Sample
& Buy
Discussion
Data Sheet
AD822
100
80
60
40
20
0
100
90
80
70
60
50
40
30
20
10
0
80
60
40
V
= ±15V
S
PHASE
V
= 0V, +5V
S
GAIN
V
= 0V, +3V
S
20
0
R
C
= 2kΩ
= 100pF
L
L
–20
10M
–20
10
100
1k
10k
100k
1M
10
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 16. Open-Loop Gain and Phase Margin vs. Frequency
Figure 19. Common-Mode Rejection vs. Frequency
1k
5
4
3
2
1
0
A
= +1
CL
= ±15V
V
S
NEGATIVE
RAIL
POSITIVE
RAIL
100
10
+25°C
–55°C
1
+125°C
0.1
0.01
–55°C
+125°C
100
1k
10k
100k
1M
10M
–1
0
1
2
3
FREQUENCY (Hz)
COMMON-MODE VOLTAGE FROM SUPPLY RAILS (V)
Figure 20. Absolute Common-Mode Error vs. Common-Mode Voltage from
Figure 17. Output Impedance vs. Frequency
Supply Rails (VS − VCM
)
1000
100
10
16
12
8
1%
4
V
– V
OH
S
0.01%
ERROR
0.1%
0
0.01%
V
– V
S
–4
–8
OL
1%
–12
–16
0
0.001
0.01
0.1
1
10
100
0
1
2
3
4
5
LOAD CURRENT (mA)
SETTLING TIME (µs)
Figure 21. Output Saturation Voltage vs. Load Current
Figure 18. Output Swing and Error vs. Settling Time
Rev. J | Page 13 of 24
ADI [ ADI ]
