欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD807A-155BR 参数 Datasheet PDF下载

AD807A-155BR图片预览
型号: AD807A-155BR
PDF下载: 下载PDF文件 查看货源
内容描述: 光纤接收器与量化器和时钟恢复和数据重定时 [Fiber Optic Receiver with Quantizer and Clock Recovery and Data Retiming]
分类和应用: 光纤ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路光电二极管异步传输模式时钟
文件页数/大小: 12 页 / 228 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD807A-155BR的Datasheet PDF文件第2页浏览型号AD807A-155BR的Datasheet PDF文件第3页浏览型号AD807A-155BR的Datasheet PDF文件第4页浏览型号AD807A-155BR的Datasheet PDF文件第5页浏览型号AD807A-155BR的Datasheet PDF文件第6页浏览型号AD807A-155BR的Datasheet PDF文件第7页浏览型号AD807A-155BR的Datasheet PDF文件第8页浏览型号AD807A-155BR的Datasheet PDF文件第9页  
a
Fiber Optic Receiver with Quantizer and
Clock Recovery and Data Retiming
AD807
frequency acquisition without false lock. This eliminates a reli-
ance on external components such as a crystal or a SAW filter,
to aid frequency acquisition.
The AD807 acquires frequency and phase lock on input data
using two control loops that work without requiring external
control. The frequency acquisition control loop initially acquires
the frequency of the input data, acquiring frequency lock on
random or scrambled data without the need for a preamble. At
frequency lock, the frequency error is zero and the frequency
detector has no further effect. The phase acquisition control
loop then works to ensure that the output phase tracks the input
phase. A patented phase detector has virtually eliminated pat-
tern jitter throughout the AD807.
The device VCO uses a ring oscillator architecture and patented
low noise design techniques. Jitter is 2.0 degrees rms. This low
jitter results from using a fully differential signal architecture,
Power Supply Rejection Ratio circuitry and a dielectrically
isolated process that provides immunity from extraneous signals
on the IC. The device can withstand hundreds of millivolts of
power supply noise without an effect on jitter performance.
The user sets the jitter peaking and acquisition time of the PLL
by choosing a damping factor capacitor whose value determines
loop damping. CCITT G.958 Type A jitter transfer require-
ments can easily be met with a damping factor of 5 or greater.
Device design guarantees that the clock output frequency will
drift by less than 20% in the absence of input data transitions.
Shorting the damping factor capacitor, C
D
, brings the clock out-
put frequency to the VCO center frequency.
The AD807 consumes 140 mW and operates from a single
power supply at either +5 V or –5.2 V.
FEATURES
Meets CCITT G.958 Requirements
for STM-1 Regenerator—Type A
Meets Bellcore TR-NWT-000253 Requirements for OC-3
Output Jitter: 2.0 Degrees RMS
155 Mbps Clock Recovery and Data Retiming
Accepts NRZ Data, No Preamble Required
Phase-Locked Loop Type Clock Recovery—
No Crystal Required
Quantizer Sensitivity: 2 mV
Level Detect Range: 2.0 mV to 30 mV
Single Supply Operation: +5 V or –5.2 V
Low Power: 170 mW
10 KH ECL/PECL Compatible Output
Package: 16-Pin Narrow 150 mil SOIC
PRODUCT DESCRIPTION
The AD807 provides the receiver functions of data quantiza-
tion, signal level detect, clock recovery and data retiming for
155 Mbps NRZ data. The device, together with a PIN
diode/preamplifier combination, can be used for a highly inte-
grated, low cost, low power SONET OC-3 or SDH STM-1
fiber optic receiver.
The receiver front end signal level detect circuit indicates when
the input signal level has fallen below a user adjustable thresh-
old. The threshold is set with a single external resistor. The sig-
nal level detect circuit 3 dB optical hysteresis prevents chatter at
the signal level detect output.
The PLL has a factory trimmed VCO center frequency and a
frequency acquisition control loop that combine to guarantee
FUNCTIONAL BLOCK DIAGRAM
CF1 CF2
PIN
NIN
QUANTIZER
Φ
DET
COMPENSATING
ZERO
PHASE-LOCKED LOOP
VCO
THRADJ
SIGNAL
LEVEL
DETECTOR
LEVEL
DETECT
COMPARATOR/
BUFFER
SDOUT
F
DET
RETIMING
DEVICE
CLKOUTP
CLKOUTN
DATAOUTP
DATAOUTN
LOOP
FILTER
AD807
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
© Analog Devices, Inc., 1997