欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD797BR 参数 Datasheet PDF下载

AD797BR图片预览
型号: AD797BR
PDF下载: 下载PDF文件 查看货源
内容描述: 超低失真,超低噪声运算放大器 [Ultralow Distortion, Ultralow Noise Op Amp]
分类和应用: 运算放大器
文件页数/大小: 16 页 / 408 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD797BR的Datasheet PDF文件第4页浏览型号AD797BR的Datasheet PDF文件第5页浏览型号AD797BR的Datasheet PDF文件第6页浏览型号AD797BR的Datasheet PDF文件第7页浏览型号AD797BR的Datasheet PDF文件第9页浏览型号AD797BR的Datasheet PDF文件第10页浏览型号AD797BR的Datasheet PDF文件第11页浏览型号AD797BR的Datasheet PDF文件第12页  
AD797
THEORY OF OPERATION
The new architecture of the AD797 was developed to overcome
inherent limitations in previous amplifier designs. Previous pre-
cision amplifiers used three stages to ensure high open-loop
gain, Figure 27b, at the expense of additional frequency com-
pensation components. Slew rate and settling performance are
usually compromised, and dynamic performance is not ad-
equate beyond audio frequencies. As can be seen in Figure 27b,
the first stage gain is rolled off at high frequencies by the com-
pensation network. Second stage noise and distortion will then
appear at the input and degrade performance. The AD797 on
the other hand, uses a single ultrahigh gain stage to achieve dc
as well as dynamic precision. As shown in the simplified sche-
matic (Figure 28), nodes A, B, and C all track in voltage forcing
the operating points of all pairs of devices in the signal path to
match. By exploiting the inherent matching of devices fabricated
on the same IC chip, high open-loop gain, CMRR, PSRR, and
low V
OS
are all guaranteed by pairwise device
matching
(i.e.,
NPN to NPN & PNP to PNP), and not absolute parameters
such as beta and early voltage.
This matching benefits not just dc precision but since it holds
up dynamically, both distortion and settling time are also
reduced. This single stage has a voltage gain of >5
×
10
6
and
V
OS
<80
µV,
while at the same time providing THD + noise of
less than –120 dB and true 16 bit settling in less than 800 ns.
The elimination of second stage noise effects has the additional
benefit of making the low noise of the AD797 (<0.9 nV/√Hz)
extend to beyond 1 MHz. This means new levels of perfor-
mance for sampled data and imaging systems. All of this perfor-
mance as well as load drive in excess of 30 mA are made
possible by Analog Devices’ advanced Complementary Bipolar
(CB) process.
Another unique feature of this circuit is that the addition of a
single capacitor, C
N
(Figure 28), enables cancellation of distor-
tion due to the output stage. This can best be explained by
referring to a simplified representation of the AD797 using ide-
alized blocks for the different circuit elements (Figure 29).
A single equation yields the open-loop transfer function of this
amplifier, solving it (at Node B) yields:
V
O
gm
=
V
IN
C
N
C
C
N
C
A
A
gm
= the transconductance of Q1 and Q2
A
= the gain of the output stage, (~1)
V
O
= voltage at the output
V
IN
= differential input voltage
gm
R1
C1
BUFFER
R
L
V
OUT
GAIN = gmR1 ≈ 5 x 10
6
a.
C2
gm
R1
C1
R2
A2
A3
BUFFER
R
L
V
OUT
GAIN = gmR1 *A2 *A3
b.
Figure 27. Model of AD797 vs. That of a Typical
Three-Stage Amplifier
V
CC
R2
R3
When
C
N
is equal to
C
C
this gives the ideal single pole op amp
response:
V
O
gm
=
V
IN
jωC
The terms in A, which include the properties of the output
stage such as output impedance and distortion, cancel by
simple subtraction, and therefore the distortion cancellation
does not affect the stability or frequency response of the ampli-
fier. With only 500
µA
of output stage bias the AD797 delivers
a 1 kHz sine wave into 600
at 7 V rms with only 1 ppm of
distortion.
I1
I2
C
N
C
N
R1
Q4
Q3
Q7
Q10
OUT
I5
A
B
Q9
Q12
Q8
Q11
I6
I3
B
OUT
A
+IN
Q1
Q2
–IN
Q5
Q6
A
+IN
Q1
Q2
–IN
CURRENT
MIRROR
C
C
C
C
1
C
I4
I1
C
I7
I4
V
SS
Figure 29. AD797 Block Diagram
Figure 28. AD797 Simplified Schematic
–8–
REV. C