欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD6620AS 参数 Datasheet PDF下载

AD6620AS图片预览
型号: AD6620AS
PDF下载: 下载PDF文件 查看货源
内容描述: 67 MSPS数字接收信号处理器 [67 MSPS Digital Receive Signal Processor]
分类和应用: 微控制器和处理器外围集成电路uCs集成电路uPs集成电路
文件页数/大小: 44 页 / 399 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD6620AS的Datasheet PDF文件第1页浏览型号AD6620AS的Datasheet PDF文件第2页浏览型号AD6620AS的Datasheet PDF文件第3页浏览型号AD6620AS的Datasheet PDF文件第5页浏览型号AD6620AS的Datasheet PDF文件第6页浏览型号AD6620AS的Datasheet PDF文件第7页浏览型号AD6620AS的Datasheet PDF文件第8页浏览型号AD6620AS的Datasheet PDF文件第9页  
AD6620–SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Parameter
VDD
T
AMBIENT
Test
Level
I
IV
Min
3.0
–40
AD6620AS
Typ
3.3
+25
Max
3.6
+85
Unit
V
°C
ELECTRICAL CHARACTERISTICS
Parameter (Conditions)
LOGIC INPUTS
1, 2, 3, 4, 5, 6, 7
(NOT 5 V TOLERANT)
Logic Compatibility
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
LOGIC OUTPUTS
2, 4, 7, 8, 9, 10, 11
Logic Compatibility
Logic “1” Voltage (I
OH
= 0.5 mA)
Logic “0” Voltage (I
OL
= 1.0 mA)
IDD SUPPLY CURRENT
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
POWER DISSIPATION
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
Temp
Full
Full
Full
Full
Full
25°C
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test
Level
Min
AD6620AS
Typ
3.3 V CMOS
I
I
I
I
V
2.0
–0.3
1
1
4
VDD + 0.3
0.8
10
10
V
V
µA
µA
pF
Max
Unit
I
I
V
I
I
V
I
I
2.4
3.3 V CMOS/TTL
VDD – 0.2
0.2
0.4
52
167
V
V
mA
mA
mA
mW
mW
mW
227
1
170
550
750
3.3
NOTES
1
Input-Only Pins: CLK,
RESET,
IN[15:0], EXP[2:0], A/B, PAR/SEL.
2
Bidirectional Pins: SYNC_NCO, SYNC_CIC, SYNC_RCF.
3
Microinterface Input Pins:
DS
(RD), R/W (WR),
CS.
4
Microinterface Bidirectional Pins: A[2:0], D[7:0].
5
JTAG Input Pins:
TRST,
TCK, TMS, TDI.
6
Serial Mode Input Pins: SDI, SBM, WL[1:0], AD, SDIV[3:0].
7
Serial Mode Bidirectional Pins: SCLK, SDFS.
8
Output Pins: OUT[15:0], DV
OUT
, A/B
OUT
, I/Q
OUT
.
9
Microinterface Output Pins:
DTACK
(RDY).
10
JTAG Output Pins: TDO.
11
Serial Mode Output Pins: SDO, SDFE.
12
Conditions for IDD @ 20 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
13
Conditions for IDD @ 65 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
14
Conditions for IDD in Reset (RESET = 0).
Specifications subject to change without notice.
–4–
REV. A