欢迎访问ic37.com |
会员登录 免费注册
发布采购

AD1885JST 参数 Datasheet PDF下载

AD1885JST图片预览
型号: AD1885JST
PDF下载: 下载PDF文件 查看货源
内容描述: AC'97的SoundMAX编解码器 [AC’97 SoundMAX Codec]
分类和应用: 解码器编解码器
文件页数/大小: 27 页 / 292 K
品牌: AD [ ANALOG DEVICES ]
 浏览型号AD1885JST的Datasheet PDF文件第5页浏览型号AD1885JST的Datasheet PDF文件第6页浏览型号AD1885JST的Datasheet PDF文件第7页浏览型号AD1885JST的Datasheet PDF文件第8页浏览型号AD1885JST的Datasheet PDF文件第10页浏览型号AD1885JST的Datasheet PDF文件第11页浏览型号AD1885JST的Datasheet PDF文件第12页浏览型号AD1885JST的Datasheet PDF文件第13页  
AD1885
Filter/Reference
These signals are connected to resistors, capacitors, or specific voltages.
Pin Name
V
REF
V
REFOUT
AFILT1
AFLIT2
FILT_R
FILT_L
RX3D
CX3D
LQFP
27
28
29
30
31
32
33
34
I/O
O
O
O
O
O
O
O
I
Description
Voltage Reference Filter.
Voltage Reference Output 5 mA Drive (Intended for Mic Bias).
Antialiasing Filter Capacitor—ADC Right Channel.
Antialiasing Filter Capacitor—ADC Left Channel.
AC-Coupling Filter Capacitor—ADC Right Channel.
AC-Coupling Filter Capacitor—ADC Left Channel.
3D PHAT Stereo Enhancement—Resistor.
3D PHAT Stereo Enhancement—Capacitor.
Power and Ground Signals
Pin Name
DV
DD1
DV
SS1
DV
SS2
DV
DD2
AV
DD1
AV
SS1
AV
DD2
AV
SS2
AV
DD3
AV
SS3
No Connects
LQFP
1
4
7
9
25
26
38
40
43
44
Type
I
I
I
I
I
I
I
I
I
I
Description
Digital V
DD
3.3 V
Digital GND
Digital GND
Digital V
DD
3.3 V
Analog V
DD
5.0 V
Analog GND
Analog V
DD
5.0 V
Analog GND
Analog V
DD
5.0 V
Analog GND
Pin Name
NC
LQFP
42
Type
Description
No Connect
ID0
ID1
JS0/EAPD
JS1
CHIP SELECT
MIC1
0
MS
MIC2
LINE
AUX
CD
VIDEO
PHONE_IN
STEREO MIX (L)
MONO MIX
STEREO MIX (R)
MV
MIX
0x20
GA
0x0C
PHV
M
0x0C
PHM
POP
0x02
LINE_OUT_L
MM
0x02
LINE_OUT_R
MM
LMV
LMV
0x02
0x02
D
A
M
0x22
DP
0x22
DP
PHAT
0x20
PHAT
0x20
POP
0x04
HP_OUT_R
HPM
RHV
0x04
M
0x0A
PCM
A
0x0A
PCV
PC_BEEP
GA
0x0E
MCV
M
0x0E
MCM
1
0dB/20dB
M20 0x0E
JACK SENSE
AND EAPD CTRL
LS/RS (0)
LS (4)
RS (4) S
E
LS (3)
L
RS (3)
E
LS (1) C
RS (1) T
LS (2) O
RS (2) R
LS/RS (7)
LS (5)
LS/RS (6)
RS (5)
GA
0x10
LLV
RLV
M
0x10
LM
GA
0x12
LCV
RCV
M
0x12
CM
GA
0x16
LAV
RAV
M
0x16
AM
GA
0x14
LVV
RVV
M
0x14
VM
S 0x1A
V
REF
V
REFOUT
S 0 20
GAM
0x1C
LIV
IM
GAM
0x1C
RIV
IM
RESET
MONO_OUT
AC-LINK
SYNC
BIT_CLK
SDATA_OUT
SDATA_IN
AD1885
0x04
HP_OUT_L
HPM
0x04
LHV
A
NC
3D 0x20
SWITCH
NC
B
GAM
0x18
LOV
OM
GAM
0x18
ROV
OM
G = GAIN
A = ATTENUATION
M = MUTE
S = SELECTOR
OSCILLATORS
XTL_OUT
XTL_IN
Figure 8. Block Diagram Register Map
REV. 0
–9–