欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9312901MPX 参数 Datasheet PDF下载

5962-9312901MPX图片预览
型号: 5962-9312901MPX
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用: 运算放大器放大器电路
文件页数/大小: 16 页 / 275 K
品牌: ADI [ ADI ]
 浏览型号5962-9312901MPX的Datasheet PDF文件第6页浏览型号5962-9312901MPX的Datasheet PDF文件第7页浏览型号5962-9312901MPX的Datasheet PDF文件第8页浏览型号5962-9312901MPX的Datasheet PDF文件第9页浏览型号5962-9312901MPX的Datasheet PDF文件第11页浏览型号5962-9312901MPX的Datasheet PDF文件第12页浏览型号5962-9312901MPX的Datasheet PDF文件第13页浏览型号5962-9312901MPX的Datasheet PDF文件第14页  
AD829  
THEORY OF OPERATION  
+V  
S
The AD829 is fabricated on Analog Devices’ proprietary comple-  
mentary bipolar (CB) process, which provides PNP and NPN  
transistors with similar fTs of 600 MHz. As shown in Figure 6,  
the AD829 input stage consists of an NPN differential pair in  
which each transistor operates at 600 µA collector current. This  
gives the input devices a high transconductance, which in turn  
15⍀  
15⍀  
OUTPUT  
gives the AD829 a low noise figure of 2 nV/Hz @ 1 kHz.  
R
500⍀  
C
12.5pF  
The input stage drives a folded cascode that consists of a fast  
pair of PNP transistors. These PNPs drive a current mirror that  
provides a differential-input-to-single-ended-output conversion.  
The high speed PNPs are also used in the current-amplifying  
output stage, which provides high current gain of 40,000. Even  
under conditions of heavy loading, the high fTs of the NPN and  
PNPs, produced using the CB process, permits cascading two  
stages of emitter followers while maintaining 60° phase margin  
at closed-loop bandwidths greater than 50 MHz.  
+IN  
–IN  
1.2mA  
–V  
S
C
COMP  
OFFSET NULL  
Two stages of complementary emitter followers also effectively  
buffer the high impedance compensation node (at the CCOMP pin)  
from the output so the AD829 can maintain a high dc open-loop  
gain, even into low load impedances: 92 dB into a 150 load and  
100 dB into a 1 kload. Laser trimming and PTAT biasing  
ensure low offset voltage and low offset voltage drift, enabling  
the user to eliminate ac coupling in many applications.  
Figure 6. Simplified Schematic  
Shunt Compensation  
Figures 7 and 8 show that shunt compensation has an external  
compensation capacitor, CCOMP, connected between the com-  
pensation pin and ground. This external capacitor is tied in  
parallel with approximately 3 pF of internal capacitance at the  
compensation node. In addition, a small capacitance, CLEAD  
in parallel with resistor R2, compensates for the capacitance at  
the amplifier’s inverting input.  
,
For added flexibility, the AD829 provides access to the internal  
frequency compensation node. This allows the user to customize  
frequency response characteristics for a particular application.  
Unity gain stability requires a compensation capacitance of 68 pF  
(Pin 5 to ground), which will yield a small signal bandwidth of  
66 MHz and slew rate of 16 V/µs. The slew rate and gain band-  
width product will vary inversely with compensation capacitance.  
Table I and Figure 8 show the optimum compensation capacitance  
and the resulting slew rate for a desired noise gain. For gains  
between 1 and 20, CCOMP can be chosen to keep the small signal  
bandwidth relatively constant. The minimum gain that will still  
provide stability depends on the value of external compensation  
capacitance.  
R2  
C
LEAD  
+V  
S
0.1F  
50⍀  
COAX  
CABLE  
R1  
V
IN  
V
AD829  
OUT  
50⍀  
1k⍀  
C
COMP  
An RC network in the output stage (Figure 6) completely  
removes the effect of capacitive loading when the amplifier is  
compensated for closed-loop gains of 10 or higher. At low frequen-  
cies, and with low capacitive loads, the gain from the compensation  
node to the output is very close to unity. In this case, C is  
bootstrapped and does not contribute to the compensation  
capacitance of the device. As the capacitive load is increased, a  
pole is formed with the output impedance of the output stage  
this reduces the gain, and subsequently, C is incompletely boot-  
strapped. Therefore, some fraction of C contributes to the  
compensation capacitance, and the unity gain bandwidth falls. As  
the load capacitance is further increased, the bandwidth continues  
to fall and the amplifier remains stable.  
0.1F  
–V  
S
Figure 7. Inverting Amplifier Connection Using External  
Shunt Compensation  
+V  
S
0.1F  
50⍀  
CABLE  
V
IN  
V
AD829  
OUT  
50⍀  
R2  
1k⍀  
C
COMP  
Externally Compensating the AD829  
0.1F  
C
LEAD  
The AD829 is stable with no external compensation for noise  
gains greater than 20. For lower gains, two different methods of  
frequency compensating the amplifier can be used to achieve  
closed-loop stability: shunt and current feedback compensation.  
–V  
S
R1  
Figure 8. Noninverting Amplifier Connection Using  
External Shunt Compensation  
–10–  
REV. G  
 复制成功!