欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9201601MEA 参数 Datasheet PDF下载

5962-9201601MEA图片预览
型号: 5962-9201601MEA
PDF下载: 下载PDF文件 查看货源
内容描述: [16-Bit Current-Steering DAC with Voltage Reference]
分类和应用: 信息通信管理转换器
文件页数/大小: 8 页 / 308 K
品牌: ADI [ ADI ]
 浏览型号5962-9201601MEA的Datasheet PDF文件第1页浏览型号5962-9201601MEA的Datasheet PDF文件第3页浏览型号5962-9201601MEA的Datasheet PDF文件第4页浏览型号5962-9201601MEA的Datasheet PDF文件第5页浏览型号5962-9201601MEA的Datasheet PDF文件第6页浏览型号5962-9201601MEA的Datasheet PDF文件第7页浏览型号5962-9201601MEA的Datasheet PDF文件第8页  
(TMIN to TMAX, ؎5 V supplies, FS = 500 kSPS unless otherwise noted. No deglitchers or  
MSB trimming is used.)  
AD766–SPECIFICATIONS  
AD766J  
Typ  
AD766A  
Typ  
Parameter  
Min  
Max  
16  
Min  
Max  
16  
Units  
RESOLUTION  
Bits  
DIGITAL INPUTS  
VIH  
VIL  
2.0  
+VL  
0.8  
2.0  
+VL  
0.8  
V
V
IIH, VIH = VL  
IIL, VIL = 0.4  
1.0  
–10  
1.0  
–10  
µA  
µA  
SERIAL PORT TIMING  
Serial Clock Period (tCLK  
Serial Clock HI (tHI  
Serial Clock LO (tLO  
)
95  
30  
30  
40  
15  
15  
80  
15  
40  
40  
115  
30  
70  
40  
20  
20  
100  
15  
40  
80  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
)
)
Data Valid (tDATA  
Data Setup (tS)  
Data Hold (tH)  
)
Clock-to-Latch-Enable (tCTLE  
Latch-Enable-to-Clock (tLETC  
)
)
Latch Enable HI (tLEHI  
)
Latch Enable LO (tLELO  
)
ACCURACY1  
Gain Error  
Gain Drift  
Midscale Output Voltage Error  
Bipolar Zero Drift  
±2.0  
±25  
±30  
±4  
±0.001  
15  
±2.0  
±25  
±30  
±4  
±0.001  
15  
% of FSR  
ppm of FSR/°C  
mV  
ppm of FSR/°C  
% of FSR  
Bits  
Differential Linearity Error  
Monotonicity  
TOTAL HARMONIC DISTORTION  
FOU T = 1037 Hz1  
0 dB  
–20 dB  
–88  
–75  
–37  
–81  
–65  
–27  
–88  
–75  
–37  
–81  
–65  
–27  
dB  
dB  
dB  
–60 dB  
FOUT = 49.07 kHz2  
0 dB  
–77  
–69  
–25  
–72  
–66  
–21  
–77  
–69  
–25  
–72  
–66  
–21  
dB  
dB  
dB  
–20 dB  
–60 dB  
SIGNAL-TO-NOISE RATIO3  
20 Hz to 20 kHz (FOUT = 1037 Hz)1  
20 kHz to 250 kHz (FOUT = 49.07 kHz)2  
94  
79  
102  
83  
94  
79  
102  
83  
dB  
dB  
SETTLING TIME (to ±0.0015% of FSR)  
Voltage Output1  
6 V Step  
1 LSB Step  
Slew Rate  
1.5  
1.0  
9
1.5  
1.0  
9
µs  
µs  
V/µs  
Current Output  
1 mA Step 10 to 100 Load  
1 kLoad  
350  
350  
350  
350  
ns  
ns  
OUTPUT  
Voltage Output Configuration1  
Bipolar Range  
Output Current  
Output Impedance  
Short Circuit Duration  
Current Output Configuration  
Bipolar Range  
±2.88  
±3.0  
±8.0  
0.1  
±3.12  
±2.88  
±3.0  
±8.0  
0.1  
±3.12  
V
mA  
Indefinite to Common  
Indefinite to Common  
±0.7  
±1.0  
±1.3  
±0.7  
±1.0  
±1.3  
mA  
Output Impedance (±30%)  
1.7  
1.7  
kΩ  
POWER SUPPLY  
Voltage: +VL and +VS  
4.75  
13.2  
4.75  
13.2  
V
Voltage: –VL and –VS  
–13.2  
–4.75  
15.0  
–15.0  
–13.2  
–4.75  
15.0  
–15.0  
V
Current Case 11: VS and VL = +5 V  
Current Case 11: –VS and –VL = –5 V  
Current Case 2:1 VS and VL = +12 V  
Current Case 2:1 –VS and –VL = –12 V  
Current Case 34: VS and VL = +5 V  
Current Case 2:1 –VS and –VL = –12 V  
Power Dissipation: VS and VL = ±5 V1  
Power Dissipation: VS and VL = ±12 V  
Power Dissipation: VS and VL = +5 V,  
Power Dissipation: –VS and –VL = –12 V4  
+I  
–I  
+I  
–I  
+I  
–I  
12.0  
–12.0  
10.5  
–14  
12  
–14  
120  
300  
12.0  
–12.0  
10.5  
–14  
12  
–14  
120  
300  
mA  
mA  
mA  
mA  
mA  
mA  
mW  
mW  
150  
150  
225  
225  
mW  
–2–  
REV. A