欢迎访问ic37.com |
会员登录 免费注册
发布采购

06031A151JAT2A 参数 Datasheet PDF下载

06031A151JAT2A图片预览
型号: 06031A151JAT2A
PDF下载: 下载PDF文件 查看货源
内容描述: 评估板用于FSK AD5700 / AD5700-1 HART调制解调器 [Evaluation Board for FSK AD5700/AD5700-1 HART Modem]
分类和应用: 调制解调器
文件页数/大小: 8 页 / 282 K
品牌: ADI [ ADI ]
 浏览型号06031A151JAT2A的Datasheet PDF文件第1页浏览型号06031A151JAT2A的Datasheet PDF文件第2页浏览型号06031A151JAT2A的Datasheet PDF文件第4页浏览型号06031A151JAT2A的Datasheet PDF文件第5页浏览型号06031A151JAT2A的Datasheet PDF文件第6页浏览型号06031A151JAT2A的Datasheet PDF文件第7页浏览型号06031A151JAT2A的Datasheet PDF文件第8页  
Evaluation Board User Guide  
UG-382  
EVALUATION BOARD HARDWARE  
POWER SUPPLIES  
Table 1. Default Link Options  
Link No.  
CLK_CFG1  
CLK_CFG0  
XTAL_EN  
FILTER_SEL  
L1  
Option  
AGND and DGND are connected together on the board to  
provide a single GND signal. To power the EVAL -AD5700-1EBZ,  
supply 3.3 V between the VCC and GND inputs for the analog  
supply of the AD5700/AD5700-1. With L5 inserted (default), this  
A
A
A
B
A
A
also provides power to IOVCC  
.
LINK OPTIONS  
L2  
A number of links on the evaluation board must be set for the  
required operating setup before using the board. The functions  
of these link options are described in detail in Table 2. The  
default setup is using the on-chip reference, the crystal  
oscillator, and the internal receive filter (see Table 1).  
REF_EN  
DUPLEX  
L5  
L6  
L8  
B
A
Inserted  
Not inserted  
Inserted  
Table 2. Link Functions  
Link No.  
Function  
CLK_CFG1,  
CLK_CFG0,  
XTAL_EN  
The AD5700/AD5700-1 support numerous clocking configurations to allow a simple, low cost solution. The  
AD5700/AD5700-1 can use an external crystal or ceramic resonator, a CMOS input, or an internal RC oscillator  
(AD5700-1 only). The CLK_CFG0, CLK_CFG1, and XTAL_EN links configure the clock generation as follows:  
XTAL_EN  
CLK_CFG1  
CLK_CFG0 CLKOUT  
Description  
B
B
B
B
A
A
A
A
A
A
B
B
A
A
B
B
A
B
A
B
A
B
A
B
No output  
No output  
No output  
1.2288 MHz output  
No output  
3.6864 MHz output  
1.8432 MHz output  
1.2288 MHz output  
3.6864 MHz CMOS clock connected at XTAL1 pin  
1.2288 MHz CMOS clock connected at XTAL1 pin  
Internal oscillator enabled  
Internal oscillator enabled, CLKOUT enabled  
Crystal oscillator enabled  
Crystal oscillator enabled, CLKOUT enabled  
Crystal oscillator enabled, CLKOUT enabled  
Crystal oscillator enabled, CLKOUT enabled  
FILTER_SEL, L1, L2  
REF_EN  
These link options set whether the internal or external receive band-pass filter is used at the HART input.  
Setting FILTER_SEL to Position B and L1 and L2 to Position A sets the board to use the internal receive band-pass filter.  
Setting FILTER_SEL to Position A and L1 and L2 to Position B sets the board to use the external receive band-pass filter.  
This sets whether the internal or an external reference is used.  
Position A—disables the internal reference, and a buffered external 2.5 V reference source must be applied at REF.  
Position B—enables the internal 1.5 V reference and buffer.  
DUPLEX  
Allows the modulator and demodulator of the AD5700/AD5700-1 to be enabled at the same time.  
Position A—the AD5700/AD5700-1 operate in half-duplex operation (controlled by RTS).  
Position B—the AD5700/AD5700-1 operate in full duplex operation, with the modulator and demodulator of the  
AD5700/AD5700-1 enabled at the same time.  
L5  
Allows VCC to be connected directly to IOVCC  
.
Inserted—VCC is connected to IOVCC  
.
Not inserted—VCC is disconnected from IOVCC  
Do not insert this link.  
.
L6  
L8  
This link must be inserted.  
Rev. A | Page 3 of 8