欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT8937AQJ2PQ-T 参数 Datasheet PDF下载

ACT8937AQJ2PQ-T图片预览
型号: ACT8937AQJ2PQ-T
PDF下载: 下载PDF文件 查看货源
内容描述: 先进的PMU三星S5PC100 , S5PC110和S5PV210处理器 [Advanced PMU for Samsung S5PC100, S5PC110 and S5PV210 Processors]
分类和应用: PC
文件页数/大小: 45 页 / 845 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第8页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第9页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第10页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第11页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第13页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第14页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第15页浏览型号ACT8937AQJ2PQ-T的Datasheet PDF文件第16页  
ACT8937A  
Rev 1, 22-Oct-12  
REGISTER AND BIT DESCRIPTIONS CONT’D  
OUTPUT ADDRESS BIT  
NAME  
ACCESS  
DESCRIPTION  
Regulator Power-OK Status. Value is 1 when output voltage  
exceeds the power-OK threshold, value is 0 otherwise.  
REG4  
REG5  
REG5  
0x51  
0x54  
0x54  
[0]  
OK  
-
R
R
[7:6]  
[5:0]  
Reserved.  
Output Voltage Selection. See the Output Voltage  
Programming section for more information.  
VSET  
R/W  
Regulator Enable Bit. Set bit to 1 to enable the regulator,  
clear bit to 0 to disable the regulator.  
REG5  
REG5  
0x55  
0x55  
[7]  
[6]  
ON  
R/W  
R/W  
Output Discharge Control. When activated, LDO output is  
discharged to GA through 1.5kresistor when in shutdown.  
Set bit to 1 to enable output voltage discharge in shutdown,  
clear bit to 0 to disable this function.  
DIS  
LDO Low-IQ Mode Control. Set bit to 1 for low-power  
operating mode, clear bit to 0 for normal mode.  
REG5  
REG5  
REG5  
0x55  
0x55  
0x55  
[5]  
[4:2]  
[1]  
LOWIQ  
DELAY  
R/W  
R/W  
R/W  
Regulator Turn-On Delay Control. See the REG4, REG5,  
REG6 , REG7 Turn-on Delay section for more information.  
Regulator Fault Mask Control. Set bit to 1 enable fault-  
interrupts, clear bit to 0 to disable fault-interrupts.  
nFLTMSK  
Regulator Power-OK Status. Value is 1 when output voltage  
exceeds the power-OK threshold, value is 0 otherwise.  
REG5  
REG6  
REG6  
0x55  
0x60  
0x60  
[0]  
OK  
-
R
R
[7:6]  
[5:0]  
Reserved.  
Output Voltage Selection. See the Output Voltage  
Programming section for more information.  
VSET  
R/W  
Regulator Enable Bit. Set bit to 1 to enable the regulator,  
clear bit to 0 to disable the regulator.  
REG6  
REG6  
0x61  
0x61  
[7]  
[6]  
ON  
R/W  
R/W  
Output Discharge Control. When activated, LDO output is  
discharged to GA through 1.5kresistor when in shutdown.  
Set bit to 1 to enable output voltage discharge in shutdown,  
clear bit to 0 to disable this function.  
DIS  
LDO Low-IQ Mode Control. Set bit to 1 for low-power  
operating mode, clear bit to 0 for normal mode.  
REG6  
REG6  
REG6  
0x61  
0x61  
0x61  
[5]  
[4:2]  
[1]  
LOWIQ  
DELAY  
R/W  
R/W  
R/W  
Regulator Turn-On Delay Control. See the REG4, REG5,  
REG6, REG7 Turn-on Delay section for more information.  
Regulator Fault Mask Control. Set bit to 1 enable fault-  
interrupts, clear bit to 0 to disable fault-interrupts.  
nFLTMSK  
Regulator Power-OK Status. Value is 1 when output voltage  
exceeds the power-OK threshold, value is 0 otherwise.  
REG6  
REG7  
REG7  
0x61  
0x64  
0x64  
[0]  
OK  
-
R
R
[7:6]  
[5:0]  
Reserved.  
Output Voltage Selection. See the Output Voltage  
Programming section for more information.  
VSET  
R/W  
Regulator Enable Bit. Set bit to 1 to enable the regulator,  
clear bit to 0 to disable the regulator.  
REG7  
REG7  
0x65  
0x65  
[7]  
[6]  
ON  
R/W  
R/W  
Output Discharge Control. When activated, LDO output is  
discharged to GA through 1.5kresistor when in shutdown.  
Set bit to 1 to enable output voltage discharge in shutdown,  
clear bit to 0 to disable this function.  
DIS  
LDO Low-IQ Mode Control. Set bit to 1 for low-power  
operating mode, clear bit to 0 for normal mode.  
REG7  
REG7  
REG7  
0x65  
0x65  
0x65  
[5]  
[4:2]  
[1]  
LOWIQ  
DELAY  
R/W  
R/W  
R/W  
Regulator Turn-On Delay Control. See the REG4, REG5,  
REG6, REG7 Turn-on Delay section for more information.  
Regulator Fault Mask Control. Set bit to 1 enable fault-  
interrupts, clear bit to 0 to disable fault-interrupts.  
nFLTMSK  
Innovative PowerTM  
www.active-semi.com  
- 12 -  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
I2CTM is a trademark of NXP.  
Copyright © 2012 Active-Semi, Inc.