欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT8935QJ10D-T 参数 Datasheet PDF下载

ACT8935QJ10D-T图片预览
型号: ACT8935QJ10D-T
PDF下载: 下载PDF文件 查看货源
内容描述: [Advanced PMU for SiRF PrimaTM and Atlas IVTM]
分类和应用:
文件页数/大小: 46 页 / 710 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT8935QJ10D-T的Datasheet PDF文件第2页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第3页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第4页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第5页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第7页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第8页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第9页浏览型号ACT8935QJ10D-T的Datasheet PDF文件第10页  
ACT8935  
Rev 4, 17-Sep-13  
PIN DESCRIPTIONS CONT’D  
PIN  
NAME  
DESCRIPTION  
Charge Current Set. Program the charge current by connecting a resistor (RISET) between ISET  
and GA. See the Charge Current Programming section for more information.  
23  
ISET  
Temperature Sensing Input. Connect to battery thermistor. TH is pulled up with a 102µA (typ) current  
internally. See the Battery Temperature Monitoring section for more information.  
24  
25  
TH  
System Wake Up Input. Drive to VSYS or a logic high to wake up the IC from Sleep Mode or  
Deep Sleep Mode.  
EXTON  
26  
27  
SCL  
SDA  
Clock Input for I2C Serial Interface.  
Data Input for I2C Serial Interface. Data is read on the rising edge of SCL.  
Active-Low Open-Drain Charger Status Output. nSTAT has a 8mA (typ) current limit, allowing it  
to directly drive an indicator LED without additional external components. See the Charge Status  
Indicator section for more information.  
28  
nSTAT  
29, 30  
31, 32  
BAT  
Battery Charger Output. Connect this pin directly to the battery anode (+ terminal)  
System Output Pin. Bypass to GA with a 10µF or larger ceramic capacitor.  
VSYS  
Power Input for the Battery Charger. Bypass CHGIN to GA with a capacitor placed as close to  
the IC as possible. The battery charger is automatically enabled when a valid voltage is present  
on CHGIN .  
33  
34  
CHGIN  
OUT2  
Output Feedback Sense for REG2.  
Power Input for REG2. Bypass to GP12 with a high quality ceramic capacitor placed as close to  
the IC as possible.  
35  
36  
37  
38  
39  
VP2  
SW2  
GP12  
SW1  
VP1  
Switching Node Output for REG2.  
Power Ground for REG1 and REG2. Connect GA, GP12 and GP3 together at a single point as  
close to the IC as possible.  
Switching Node Output for REG1.  
Power Input for REG1. Bypass to GP12 with a high quality ceramic capacitor placed as close to  
the IC as possible.  
40  
NC  
EP  
No Connect. Not internally connected.  
EP  
Exposed Pad. Must be soldered to ground on PCB.  
Innovative PowerTM  
www.active-semi.com  
- 6 -  
Active-Semi ProprietaryFor Authorized Recipients and Customers  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
Copyright © 2013 Active-Semi, Inc.