欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT8810QJ45D-T 参数 Datasheet PDF下载

ACT8810QJ45D-T图片预览
型号: ACT8810QJ45D-T
PDF下载: 下载PDF文件 查看货源
内容描述: 八通道ActivePathTM电源管理IC [Eight Channel ActivePathTM Power Management IC]
分类和应用:
文件页数/大小: 52 页 / 884 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT8810QJ45D-T的Datasheet PDF文件第12页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第13页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第14页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第15页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第17页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第18页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第19页浏览型号ACT8810QJ45D-T的Datasheet PDF文件第20页  
ACT8810  
Active- Semi  
Rev 4, 01-Oct-09  
SYSTEM MANAGEMENT  
Sequence D  
Sequence E  
The ACT8810QJ4## which is set with “sequence  
D“, has a system startup is initiated whenever the  
following conditions occurs:  
The ACT8810QJ5## which is set with “sequence  
E“, has a system startup is initiated whenever the  
following conditions occurs:  
1) nPBIN is pushed low via 100kresistance,  
1) A valid input voltage is present at VIN, or  
When ever this condition exists, the  
ACT8810QJ4## begins its system startup  
procedure by enabling REG1, REG2, REG4, and  
REG5. When ACT8810QJ4## in the first enable,  
nRSTO is asserted low, holding the microprocessor  
in reset for a user-selectable reset period of 260ms.  
when the reset timer expires, the nRSTO is de-  
asserted, and the microprocessor can begin its  
power-up sequence. Once the power-up routine is  
successfully completed, the system remains  
enabled after the push-button is released as long as  
the microprocessor asserts any one of ON1, ON2  
or ON3, holding REG1, REG2, REG4, REG5, and  
enabling REG3. And any regulators could be  
enabled or disabled via the I2C interface.  
2) nPBIN is pushed low via 100kresistance,  
When ever this condition exists, the  
ACT8810QJ5## begins its system startup  
procedure by enabling REG1. When REG1 reaches  
94% of its final regulation voltage, ACT8810QJ5##  
automatically turns on REG2, REG3, REG4, REG5  
and nRSTO is asserted low, holding the  
microprocessor in reset for a user-selectable reset  
period of 260ms. If VOUT1 is within 6% of its  
regulation voltage when the reset timer expires, the  
nRSTO is de-asserted, and the microprocessor can  
begin its power-up sequence. Once the power-up  
routine is successfully completed, the system  
remains enabled after the push-button is released  
as long as the microprocessor asserts any one of  
ON1, ON2 or ON3, and REG4, REG5 may be  
enabled or disabled via the I2C interface.  
This start-up procedure requires that the  
pushbutton be held until the microprocessor  
assumes control (by asserting any one of ON1,  
ON2, and ON3), providing protection against  
inadvertent momentary assertions of the  
pushbutton. If desired, longer “push-and-hold” times  
can be easily implemented by simply adding an  
additional time delay before asserting ON1, ON2, or  
ON3. If the microprocessor is unable to complete its  
power-up routine successfully before the user lets  
go of the push-button, the ACT8810QJ4##  
automatically shuts itself down.  
This start-up procedure requires that the  
pushbutton be held until the microprocessor  
assumes control (by asserting any one of ON1,  
ON2, and ON3), providing protection against  
inadvertent momentary assertions of the  
pushbutton. If desired, longer “push-and-hold” times  
can be easily implemented by simply adding an  
additional time delay before asserting ON1, ON2, or  
ON3. If the microprocessor is unable to complete its  
power-up routine successfully before the user lets  
go of the push-button or un-plug charger input, the  
ACT8810QJ5## automatically shuts itself down.  
Figure 6:  
Sequence D  
Figure 7:  
First Push  
Button  
Assert  
Power-Hold  
Release  
Button  
Second Push  
Button  
System  
Shutdown  
Sequence E  
nPBIN  
First Push  
Button  
Assert  
Power-Hold  
Release  
Button  
Second Push System  
Button Shutdown  
CHG_IN  
OR  
System Enable  
OUT1, OUT2  
nPBIN  
System Enable  
OUT4, OUT5  
94% of VOUT1  
~100ms  
OUT1  
ON1, ON2, ON3  
OUT3  
Enable Qualification  
ON1, ON2, ON3  
OUT2, OUT3  
Reset time Enable  
260ms  
OUT4, OUT5  
nRSTO  
nIRQ  
Reset time Enable  
260ms  
nRSTO  
nIRQ  
Innovative PowerTM  
- 16 -  
www.active-semi.com  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
Copyright © 2009 Active-Semi, Inc.  
I2CTM is a trademark of Philips Electronics.  
 复制成功!