ACT8840
Rev 2, 29-Jan-15
REGISTER AND BIT DESCRIPTIONS CONT’D
BLOCK ADDRESS BIT
NAME
ACCESS
DESCRIPTION
GPIO1
GPIO1
0xE5
0xE5
[7]
PWM1EN
R/W
PWM Function Enable. Set 1 to enable PWM function of GPIO1.
PWM Frequency Selection Bits for GPIO1. See the Table 6 for
code to frequency cross.
[6:4]
FRE1
R/W
Duty Cycle Selection Bits for GPIO1. See the Table 7 for code to
duty cross.
GPIO1
GPIO2
GPIO2
0xE5
0xF3
0xF3
[3:0]
[7]
DUTY1
PWM2EN
FRE2
R/W
R/W
R/W
PWM Function Enable. Set 1 to enable PWM function of GPIO2.
PWM Frequency Selection Bits for GPIO2. See the Table 6 for
code to frequency cross.
[6:4]
Duty Cycle Selection Bits for GPIO2. See the Table 7 for code to
duty cross.
GPIO2
0xF3
[3:0]
DUTY2
R/W
Innovative PowerTM
- 16 -
www.active-semi.com
Active-Semi Proprietary―For Authorized Recipients and Customers
ActivePMUTM is a trademark of Active-Semi.
I2CTM is a trademark of NXP.
Copyright © 2015 Active-Semi, Inc.
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
