欢迎访问ic37.com |
会员登录 免费注册
发布采购

AFS090-1FGG256I 参数 Datasheet PDF下载

AFS090-1FGG256I图片预览
型号: AFS090-1FGG256I
PDF下载: 下载PDF文件 查看货源
内容描述: Actel的Fusion混合信号FPGA [Actel Fusion Mixed-Signal FPGAs]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 318 页 / 10484 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号AFS090-1FGG256I的Datasheet PDF文件第23页浏览型号AFS090-1FGG256I的Datasheet PDF文件第24页浏览型号AFS090-1FGG256I的Datasheet PDF文件第25页浏览型号AFS090-1FGG256I的Datasheet PDF文件第26页浏览型号AFS090-1FGG256I的Datasheet PDF文件第28页浏览型号AFS090-1FGG256I的Datasheet PDF文件第29页浏览型号AFS090-1FGG256I的Datasheet PDF文件第30页浏览型号AFS090-1FGG256I的Datasheet PDF文件第31页  
Actel Fusion Mixed-Signal FPGAs  
Spans Four VersaTiles  
Spans One VersaTile  
Spans Two VersaTiles  
L
VersaTile  
L
L
L
L
L
L
L
L
L
L
L
L
Spans One VersaTile  
L
L
L
L
L
Spans Two VersaTiles  
Spans Four VersaTiles  
L
L
L
L
L
L
L
L
L
L
L
L
Figure 2-9 • Efficient Long-Line Resources  
(AFS600 and AFS1500), the west and the east CCCs each contain a PLL. The PLLs include delay lines,  
a phase shifter (0°, 90°, 180°, 270°), and clock multipliers/dividers. Each CCC has all the circuitry  
needed for the selection and interconnection of inputs to the VersaNet global network. The east  
and west CCCs each have access to three VersaNet global lines on each side of the chip (six lines  
total). The CCCs at the four corners each have access to three quadrant global lines on each  
quadrant of the chip.  
Advantages of the VersaNet Approach  
One of the architectural benefits of Fusion is the set of powerful and low-delay VersaNet global  
networks. Fusion offers six chip (main) global networks that are distributed from the center of the  
FPGA array (Figure 2-11). In addition, Fusion devices have three regional globals (quadrant globals)  
in each of the four chip quadrants. Each core VersaTile has access to nine global network resources:  
three quadrant and six chip (main) global networks. There are a total of 18 global networks on the  
device. Each of these networks contains spines and ribs that reach all VersaTiles in all quadrants  
(Figure 2-12 on page 2-14). This flexible VersaNet global network architecture allows users to map  
up to 180 different internal/external clocks in a Fusion device. Details on the VersaNet networks are  
given in Table 2-4 on page 2-14. The flexibility of the Fusion VersaNet global network allows the  
designer to address several design requirements. User applications that are clock-resource-intensive  
can easily route external or gated internal clocks using VersaNet global routing networks.  
Designers can also drastically reduce delay penalties and minimize resource usage by mapping  
critical, high-fanout nets to the VersaNet global network.  
Preliminary v1.7  
2-11  
 复制成功!