欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1225XLV-VQC 参数 Datasheet PDF下载

A1225XLV-VQC图片预览
型号: A1225XLV-VQC
PDF下载: 下载PDF文件 查看货源
内容描述: 集成系列FPGA : 1200XL和3200DX家庭 [Integrator Series FPGAs: 1200XL and 3200DX Families]
分类和应用:
文件页数/大小: 84 页 / 3116 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A1225XLV-VQC的Datasheet PDF文件第13页浏览型号A1225XLV-VQC的Datasheet PDF文件第14页浏览型号A1225XLV-VQC的Datasheet PDF文件第15页浏览型号A1225XLV-VQC的Datasheet PDF文件第16页浏览型号A1225XLV-VQC的Datasheet PDF文件第18页浏览型号A1225XLV-VQC的Datasheet PDF文件第19页浏览型号A1225XLV-VQC的Datasheet PDF文件第20页浏览型号A1225XLV-VQC的Datasheet PDF文件第21页  
Integrator Series FPGAs: 1200XL and 3200DX Families  
3200DX Timing Model (Logic Functions using Array Clocks)*  
Input Delays  
Internal Delays  
Predicted  
Routing  
Delays  
Output Delays  
I/O Module  
I/O Module  
INPY = 1.2 ns  
t
tIRD1 = 2.7 ns  
Combinatorial  
Module  
t
DLH = 3.2 ns  
tRD1 = 0.3 ns  
tRD2 = 0.7 ns  
tRD4 = 1.2 ns  
D
Q
tPD = 2.1 ns  
G
Decode  
Module  
tINH = 0.0 ns  
tINSU = 0.4 ns  
tINGO = 2.8 ns  
t
RDD = 0.4 ns  
I/O Module  
tPDD = 2.1 ns  
tDLH = 3.2 ns  
Sequential  
Logic Module  
t
RD1 = 0.3 ns  
Combin-  
D
D
G
Q
Q
atorial  
Logic  
included  
in tSUD  
tENHZ = 7.1 ns  
tLH = 0.0 ns  
tLSU = 0.4 ns  
tCO = 2.0 ns  
tSUD = 0.3 ns  
HD = 0.0 ns  
t
GHL= 6.5 ns  
t
Array  
Clocks  
tCKH = 5.3 ns  
FMAX = 173 MHz  
*Values shown for A3265DX-2 at worst-case commercial conditions.  
Discontinued – v3.0  
17  
 复制成功!