欢迎访问ic37.com |
会员登录 免费注册
发布采购

X24042S8I-2.7 参数 Datasheet PDF下载

X24042S8I-2.7图片预览
型号: X24042S8I-2.7
PDF下载: 下载PDF文件 查看货源
内容描述: 串行E2PROM [Serial E2PROM]
分类和应用: 存储内存集成电路光电二极管可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 15 页 / 64 K
品牌: XICOR [ XICOR INC. ]
 浏览型号X24042S8I-2.7的Datasheet PDF文件第3页浏览型号X24042S8I-2.7的Datasheet PDF文件第4页浏览型号X24042S8I-2.7的Datasheet PDF文件第5页浏览型号X24042S8I-2.7的Datasheet PDF文件第6页浏览型号X24042S8I-2.7的Datasheet PDF文件第8页浏览型号X24042S8I-2.7的Datasheet PDF文件第9页浏览型号X24042S8I-2.7的Datasheet PDF文件第10页浏览型号X24042S8I-2.7的Datasheet PDF文件第11页  
X24042  
READ OPERATIONS  
The read operation is terminated by the master; by not  
responding with an acknowledge and by issuing a stop  
condition. RefertoFigure7forthesequenceofaddress,  
acknowledge and data transfer.  
Read operations are initiated in the same manner as  
writeoperationswiththeexceptionthattheR/Wbitofthe  
slave address is set to a one. There are three basic read  
operations: current address read, random read and  
sequential read.  
Random Read  
Randomreadoperationsallowthemastertoaccessany  
memory location in a random manner. Prior to issuing  
the slave address with the R/W bit set to one, the master  
must first perform a “dummy” write operation. The mas-  
ter issues the start condition, and the slave address  
followed by the word address it is to read. After the word  
addressacknowledge,themasterimmediatelyreissues  
thestartconditionandtheslaveaddresswiththeR/W bit  
set to one. This will be followed by an acknowledge from  
the X24042 and then by the eight bit word. The read  
operationisterminatedbythemaster;bynotresponding  
with an acknowledge and by issuing a stop condition.  
RefertoFigure8fortheaddress, acknowledgeanddata  
transfer sequence.  
It should be noted that the ninth clock cycle of the read  
operation is not a “don’t care.” To terminate a read  
operation, the master must either issue a stop condition  
duringtheninthcycleorholdSDAHIGHduringtheninth  
clock cycle and then issue a stop condition.  
Current Address Read  
Internally the X24042 contains an address counter that  
maintains the address of the last word accessed,  
incremented by one. Therefore, if the last access (either  
areadorwrite)wastoaddressn,thenextreadoperation  
would access data from address n + 1. Upon receipt of  
the slave address with R/W set to one, the X24042  
issues an acknowledge and transmits the eight bit word.  
Figure 7. Current Address Read  
S
T
A
R
T
S
T
O
P
SLAVE  
ADDRESS  
BUS ACTIVITY:  
MASTER  
SDA LINE  
S
P
A
C
BUS ACTIVITY:  
X24042  
DATA  
K
3849 FHD F13  
Figure 8. Random Read  
S
T
A
R
T
S
T
A
R
T
S
T
O
P
SLAVE  
ADDRESS  
WORD  
ADDRESS n  
SLAVE  
ADDRESS  
BUS ACTIVITY:  
MASTER  
SDA LINE  
S
S
P
A
C
K
A
C
K
A
C
K
BUS ACTIVITY:  
X24042  
DATA n  
3849 FHD F14  
7