ISD4004 SERIES
Microcontroller Interface
A four-wire (SCLK, MOSI, MISO & SS ) SPI interface is provided for controlling and addressing
functions. The ISD4004 is configured to operate as a peripheral slave device, with a microcontroller-
based SPI bus interface. Read and write operations are controlled through this SPI interface. An
interrupt signal (INT ) and internal read only Status Register are provided for handshake purposes.
Programming
The ISD4004 series is also ideal for playback-only applications, where single- or multiple-messages
playback is controlled through the SPI port. Once the desired message configuration is created,
duplicates can easily be generated via a programmer.
7.2. SERIAL PERIPHERAL INTERFACE (SPI) DESCRIPTION
The ISD4004 series operates via SPI serial interface with the following protocol.
First, the data transfer protocol assumes that the microcontroller’s SPI shift registers are clocked on
the falling edge of the SCLK. However, for the ISD4004, the protocols are as follows:
1. All serial data transfers begin with the falling edge of SS pin.
2. SS is held LOW during all serial communications and held HIGH between instructions.
3. Data is clocked in on the rising edge of the SCLK signal and clocked out on the falling edge of
the SCLK signal, with LSB first.
4. Playback and record operations are initiated when the device is enabled by asserting the SS
pin LOW, shifting in an opcode and an address data to the ISD4004 device (refer to the
Opcode Summary in the following page).
5. The opcodes contain <16 address bits> and <8 control bits>.
6. Each operation that ends with an EOM or Overflow will generate an interrupt. The Interrupt
will be cleared the next time a SPI cycle is initiated.
7. As Interrupt data is shifted out of the MISO pin, while address and control data are
simultaneously shifted into the MOSI pin. Care should be taken such that the data shifted in is
compatible with current system operation. Because it is possible to read an interrupt data and
start a new operation within the same SPI cycle.
8. An operation begins with the RUN bit set and ends with the RUN bit reset.
9. All operations begin after the rising edge of SS .
Publication Release Date: October 26, 2005
- 13 -
Revision 1.2
WINBOND [ WINBOND ]
