VL-FS-MGLS12032C-01 REV. A
(MGLS12032C-LED04)
NOV/2002
PAGE 9 OF 10
5.2
Timing Specifications
At Ta = 0°C to +50°C, VDD = 5V±5% ,VSS = 0V.
Refer to Fig. 2, MPU bus read / write timing diagram (68 family MPU)
Table 6
Parameter
System Cycle Time
Address Set-up Time
Address Hold Time
Data Set-up Time
Data Hold Time
Output Disable Time
Access Time
Signal
A0,/CS,R/W
A0,/CS,R/W
A0,/CS,R/W
DB0-DB7
DB0-DB7
DB0-DB7
DB0-DB7
E
Symbol
tCYC6
tAW6
tAH6
tDS6
tDH6
tOH6
tACC6
tEW
Condition
Min. Max. Unit
-
-
-
-
1000
20
-
-
ns
ns
ns
ns
ns
ns
ns
ns
10
-
80
-
-
CL=100pF
CL=100pF
-
10
-
10
-
100
60
90
-
Enable Pulse
Width(Read)
Enable Pulse
Width(Write)
Rise & Fall Time
E
-
tEW
-
-
80
-
-
ns
ns
tr, tf
15
E1 or E2
(E)
A0, CS
Figure 2: MPU bus read / write timing diagram (68 family MPU)
VARITRONIX [ VARITRONIX INTERNATIONAL LIMITED ]
