73S1215F Data Sheet
DS_1215F_003
FEATURES
80515 Core:
Communication Interfaces:
•
•
Full-duplex serial interface (1200 to
115kbps UART)
• 1 clock cycle per instruction (most instructions)
• CPU clocked up to 24MHz
• 64kB Flash memory with security
• 2kB XRAM (User Data Memory)
• 256 byte IRAM
USB 2.0 Full Speed 12Mbps Interface,
PC/SC compliant with 4 Endpoints:
•
•
•
•
•
Control (16B FIFO)
Interrupt IN (32B FIFO)
Bulk IN (128B FIFO)
• Hardware watchdog timer
Oscillators:
Bulk OUT (128B FIFO)
I2C Master Interface (400kbps)
• Single low-cost 6MHz to 12MHz crystal
Man-Machine Interface and I/Os:
• Optional 32768 Hz crystal (with internal RTC)
•
5x6 Keyboard (hardware scanning,
debouncing and scrambling)
• An Internal PLL provides all the necessary
clocks to each block of the system
•
•
Nine User I/Os
Interrupts:
Up to 4 programmable current outputs
(LED)
•
•
Standard 80C515 4-priority level structure
Nine different sources of interrupt to the core
Voltage Detection:
•
Analog Input (detection range: 1.0V to 1.5V)
Power Down Modes:
Operating Voltage:
• 2 standard 80C515 Power Down and IDLE
modes
•
•
2.7V to 3.6V (3V to 3.6V when USB is in use)
4.75 to 5.5V for smart card supply
• Extensive device power down mode
Operating Temperature:
Timers:
•
-40°C to 85°C
• Two standard 80C52 timers T0 and T1
Packages:
• One 16-bit timer that can generate RTC
•
•
68-pin QFN
44-pin QFN
interrupts from the 32kHz clock
Built-in ISO-7816 Card Interface:
Software:
• LDO regulator produces VCC for the card
•
•
•
Two-level Application Programming Interface
(ANSI C-language libraries)
(1.8V, 3V or 5V)
• Full compliance with EMV 4.1
USB, T=0/T=1 and EMV-compliant smart card
protocol layers
• Activation/Deactivation sequencers
• Auxiliary I/O lines (C4-C8 signals)
• 6kV ESD protection on all interface pins
CCID reference design and Windows® driver
Communication with Smart Cards:
• ISO 7816 UART for protocols T=0, T=1
• (2) 2-Byte FIFOs for transmit and receive
• Configured to drive multiple external Teridian
73S8010x interfaces (for multi-SAM
architectures)
2
Rev. 1.4
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
