欢迎访问ic37.com |
会员登录 免费注册
发布采购

73M1866B-IM/F 参数 Datasheet PDF下载

73M1866B-IM/F图片预览
型号: 73M1866B-IM/F
PDF下载: 下载PDF文件 查看货源
内容描述: [Consumer Circuit, ROHS COMPLIANT, QFN-42]
分类和应用: 商用集成电路
文件页数/大小: 88 页 / 1139 K
品牌: TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
 浏览型号73M1866B-IM/F的Datasheet PDF文件第4页浏览型号73M1866B-IM/F的Datasheet PDF文件第5页浏览型号73M1866B-IM/F的Datasheet PDF文件第6页浏览型号73M1866B-IM/F的Datasheet PDF文件第7页浏览型号73M1866B-IM/F的Datasheet PDF文件第9页浏览型号73M1866B-IM/F的Datasheet PDF文件第10页浏览型号73M1866B-IM/F的Datasheet PDF文件第11页浏览型号73M1866B-IM/F的Datasheet PDF文件第12页  
73M1866B/73M1966B Data Sheet  
DS_1x66B_001  
2 Pinout  
The 73M1906B and the 73M1916 are supplied as 20-pin TSSOP packages and as 32-pin QFN packages.  
2.1 73M1906B 20-Pin TSSOP Pinout  
Figure 2 shows the 73M1906B 20-pin TSSOP pinout.  
1
2
3
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
CS  
VPD  
DR  
SCLK  
INT  
SDO  
SDI  
4
DX  
5
6
FS  
SDIT  
73M1906B  
PCLKO  
RST  
VPT  
PRP  
7
PCLKI  
8
VNA/VND  
AOUT  
9
PRM  
VNT  
10  
VPA  
Figure 2: 73M1906B 20-Pin TSSOP Pinout  
Table 1 describes the pin functions for the device. Decoupling capacitors on the power supplies should  
be included for each pair of supply pins.  
Table 1: 73M1906B 20-Pin TSSOP Pin Definitions  
Pin  
Pin  
Type  
Description  
SPI chip select (active low)  
Number Name  
1
I
CS  
2
3
VPD  
DR  
PWRI  
Positive digital supply  
I
PCM transmit data sent to the D to A  
PCM received data from the A to D  
PCM frame synchronization  
PCM clock output  
4
DX  
O
5
I/O  
FS  
6
PCLKO  
PCLKI  
VNA/VND  
AOUT  
VPA  
VNT  
PRM  
PRP  
VPT  
O
7
I
GND  
O
PCM clock in  
8
Negative analog/digital ground  
Audio output – must be buffered for speaker  
Positive analog supply  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
PWRI  
GND  
I/O  
I/O  
PWRI  
I
Negative transformer supply  
Transformer primary minus  
Transformer primary plus  
Positive transformer supply  
Hardware reset (active low)  
SPI data out for daisy chain mode  
SPI data in  
RST  
SDIT  
SDI  
O
I
SDO  
INT  
SCLK  
O
SPI data out  
O
Interrupt / ring detect (active low – open drain)  
SPI clock  
I
8
Rev. 1.6