71M6513/71M6513H
3-Phase Energy Meter IC
A Maxim Integrated Products Brand
DATA SHEET
SEPTEMBER 2011
Table 39: The TCON Register .................................................................................................................. 33
Table 40: The TCON Bit Functions........................................................................................................... 33
Table 41: The IRCON Register................................................................................................................. 33
Table 42: The IRCON Bit Functions.......................................................................................................... 34
Table 43: External MPU Interrupts........................................................................................................... 34
Table 44: Control Bits for External Interrupts............................................................................................ 35
Table 45: Priority Level Groups................................................................................................................ 35
Table 46: The IP0 Register:..................................................................................................................... 36
Table 47: The IP1 Register:..................................................................................................................... 36
Table 48: Priority Levels.......................................................................................................................... 36
Table 49: Interrupt Polling Sequence ....................................................................................................... 36
Table 50: Interrupt Vectors ...................................................................................................................... 37
Table 51: Data Registers, Direction Registers and Internal Resources for DIO Pin Groups........................ 39
Table 52: DIO_DIR Control Bit ................................................................................................................. 40
Table 53: Selectable Controls using the DIO_DIR Bits .............................................................................. 40
Table 54: MPU Data Memory Map........................................................................................................... 41
Table 55: Liquid Crystal Display Segment Table (Typical)......................................................................... 43
Table 56: EECTRL Status Bits.................................................................................................................. 46
Table 57: TMUX[3:0] Selections .............................................................................................................. 47
Table 58: SSI Pin Assignment ................................................................................................................. 48
Table 59: Power Saving Measures........................................................................................................... 54
Table 60: CHOP_EN Bits.......................................................................................................................... 55
Table 61: Frequency over Temperature ................................................................................................... 80
© 2005-2011 Teridian Semiconductor Corporation
Page: 7 of 104
TERIDIAN [ TERIDIAN SEMICONDUCTOR CORPORATION ]
