欢迎访问ic37.com |
会员登录 免费注册
发布采购

TC500CPE 参数 Datasheet PDF下载

TC500CPE图片预览
型号: TC500CPE
PDF下载: 下载PDF文件 查看货源
内容描述: 精密模拟前端 [PRECISION ANALOG FRONT ENDS]
分类和应用:
文件页数/大小: 17 页 / 200 K
品牌: TELCOM [ TELCOM SEMICONDUCTOR, INC ]
 浏览型号TC500CPE的Datasheet PDF文件第1页浏览型号TC500CPE的Datasheet PDF文件第2页浏览型号TC500CPE的Datasheet PDF文件第3页浏览型号TC500CPE的Datasheet PDF文件第4页浏览型号TC500CPE的Datasheet PDF文件第6页浏览型号TC500CPE的Datasheet PDF文件第7页浏览型号TC500CPE的Datasheet PDF文件第8页浏览型号TC500CPE的Datasheet PDF文件第9页  
PRECISION ANALOG FRONT ENDS  
TC500  
TC500A  
TC510  
3
TC514  
PIN DESCRIPTION  
Pin No  
Pin No  
Pin No  
(TC514)  
(TC500, 500A) (TC510)  
Symbol  
Description  
1
2
3
4
5
2
2
CINT  
VSS  
Integrator output. Integrator capacitor connection.  
Negative power supply input (TC500/500A only).  
Auto-zero input. The Auto-zero capacitor connection.  
Buffer output. The Integrator capacitor connection.  
Not Used  
Not Used  
3
4
5
3
4
5
CAZ  
BUF  
ACOM  
This pin is grounded in most applications. It is recommended that  
ACOM and the input common pin (VIN or CHN ) be within the  
analog common mode range (CMR).  
6
7
6
7
6
CREF  
CR+EF  
VREF  
VR+EF  
VIN  
Input. Negative reference capacitor connection.  
Input. Positive reference capacitor connection.  
Input. External voltage reference (–) connection.  
Input. External voltage reference (+) connection.  
Negative analog input.  
7
8
8
8
9
9
9
Not Used  
Not Used  
22  
10  
11  
12  
13  
15  
16  
18  
17  
VI+N  
Positive analog input.  
A
Input. Converter phase control MSB. (See input B.)  
21  
B
Input. Converter phase control LSB. The states of A, B place the  
TC5xx in one of four required phases. A conversion is complete  
when all four phases have been executed:  
00: Integrator Zero  
01: Auto Zero  
10: Integrate  
11: Deintegrate  
Phase control input pins: AB =  
14  
19  
23  
CMPTR OUT Zero crossing comparator output. CMPTR is HIGH during the  
Integration phase when a positive input voltage is being integrated  
and is LOW when a negative input voltage is being integrated. A  
HIGH-to-LOW transition on CMPTR signals the processor that the  
Deintegrate phase is completed. CMPTR is undefined during the  
Auto-Zero phase. It should be monitored to time the Integrator Zero  
phase (see text).  
15  
16  
23  
21  
22  
24  
1
27  
25  
26  
28  
1
DGND  
VDD  
CAP+  
Input. Digital ground.  
Input. Power supply positive connection.  
Input. Negative power supply converter capacitor (+) connection.  
Input. Negative power supply converter capacitor (–) connection.  
CAP  
VOUT  
Output. Negative power supply converter output and reservoir  
capacitor connection. This output can be used to power other  
devices in the circuit requiring a negative bias voltage.  
20  
24  
OSC  
Oscillator control input. The negative power supply converter normally  
runs at a frequency of 100kHz. The converter oscillator frequency can  
be slowed down (to reduce quiescent current) by connecting an  
external capacitor between this pin and VDD. (See Typical Character-  
istics Curves).  
18  
13  
17  
12  
16  
11  
15  
CH1+  
CH1–  
CH2+  
CH2–  
CH3+  
CH3–  
CH4+  
Positive analog input pin. MUX channel 1.  
Negative analog input pin. MUX channel 1.  
Positive analog input pin. MUX channel 2.  
Negative analog input pin. MUX channel 2.  
Positive analog input pin. MUX channel 3.  
Negative analog input pin. MUX channel 3.  
Positive analog input pin. MUX channel 4.  
TELCOM SEMICONDUCTOR, INC.  
3-23