欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL23EP04SI-1HT 参数 Datasheet PDF下载

SL23EP04SI-1HT图片预览
型号: SL23EP04SI-1HT
PDF下载: 下载PDF文件 查看货源
内容描述: 低抖动和偏斜10到220兆赫零延迟缓冲器( ZDB ) [Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer(ZDB)]
分类和应用: 逻辑集成电路光电二极管驱动
文件页数/大小: 14 页 / 164 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL23EP04SI-1HT的Datasheet PDF文件第2页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第3页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第4页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第5页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第7页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第8页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第9页浏览型号SL23EP04SI-1HT的Datasheet PDF文件第10页  
SL23EP04  
Switching Electrical Characteristics (C-Grade and VDD=3.3V)  
Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +70°C  
Output Rise/Fall Time  
tr/f4  
CL=15pF -1H and -2H version  
-
-
-
1.2  
ns  
Output-to-Output Skew  
on Same Bank  
-1 and -2 measured at VDD/2  
and outputs are equally loaded  
SKW1  
70  
150  
ps  
ps  
ps  
Output-to-Output Skew  
on Same Bank  
-1H and -2H measured at VDD/2  
and outputs are equally loaded  
SKW2  
SKW3  
-
-
60  
125  
250  
Output-to-Output Skew  
Between Bank A and B  
-1 and -2 measured at VDD/2  
and outputs are equally loaded  
110  
Output-to-Output Skew  
Between Bank A and B  
-1H and -2H measured at VDD/2  
and outputs are equally loaded  
SKW4  
SKW5  
-
-
90  
200  
400  
ps  
ps  
All versions, measured at VDD/2 and  
outputs are equally loaded  
Device-to-Device Skew  
Input-to-Output Delay  
150  
All versions, CLKIN to FBK rising  
edge, measured at VDD/2 and outputs  
are equally loaded  
Dt  
-200  
+/-70  
200  
ps  
Fout=66.6 MHz and CL=15pF  
Fout=66.6MHz and CL=30PF  
Fout=133.3MHz and CL=15pF  
Fout=66.6 MHz and CL=15pF  
Fout=66.6MHz and CL=30PF  
Fout=166.6MHz and CL=15pF  
-
-
-
-
-
-
50  
70  
40  
40  
60  
35  
100  
150  
80  
ps  
ps  
ps  
ps  
ps  
ps  
Cycle-to-Cycle Jitter  
(-1 and, -2 Versions)  
CCJ1  
80  
Cycle-to-Cycle Jitter  
CCJ2  
130  
70  
(-1H and -2H Versions)  
From 0.95VDD and valid clock  
presented at CLKIN  
PLL Lock Time  
tLOCK  
-
-
1.0  
ms  
Operating Conditions (I-Grade and VDD=3.3V)  
Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range -40 to +85°C  
Description  
Operating Voltage  
Symbol  
VDD  
TA  
Condition  
VDD+/-10%  
Min  
2.97  
-40  
-
Typ  
3.3  
-
Max  
3.63  
85  
Unit  
V
Operating Temperature  
Input Capacitance  
Ambient Temperature  
Pins 1 and 8  
°C  
VIH  
5
8
pF  
Rev 1.1, May 25, 2007  
Page 6 of 14