欢迎访问ic37.com |
会员登录 免费注册
发布采购

SL15316ZI-XXXT 参数 Datasheet PDF下载

SL15316ZI-XXXT图片预览
型号: SL15316ZI-XXXT
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程扩频时钟发生器( SSCG ) [Programmable Spread Spectrum Clock Generator (SSCG)]
分类和应用: 时钟发生器
文件页数/大小: 12 页 / 279 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号SL15316ZI-XXXT的Datasheet PDF文件第4页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第5页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第6页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第7页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第9页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第10页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第11页浏览型号SL15316ZI-XXXT的Datasheet PDF文件第12页  
SL15316  
VIN=GND, Pins programmed as  
PD#, OE, SSON# or FS and no  
pull-up/down resister used  
Input Low Current  
IIL  
-15  
90  
-
15  
μA  
kΩ  
Pins programmed as PD#, OE,  
SSON# or FS  
Pull-up or Down Resistors  
RPU/D  
150  
275  
FIN=25MHz Clock, all 5 clocks  
are at 66MHz, +/-1.0% Spread,  
CL=0, VDD=VDDO1/2=3.3V  
Operating Supply Current  
Standby Current  
IDD  
-
-
8.0  
70  
TBD  
120  
mA  
ISBC  
If programmed PD#=GND  
μA  
For Pins programmed as  
SSCLK or REFOUT and if PD#  
or OE is programmed.  
Output Leakage Current  
IOL  
-15  
-
15  
μA  
PD#=0 or OE=1  
Minimum programming value  
Maximum programming value  
-
-
7
-
-
pF  
pF  
PCin  
Programmable Input  
Capacitance at Pins 3 and 4  
PCout  
38  
Pins programmed as PD#, OE,  
SSON or FS  
Input Capacitance  
Load Capacitance  
CIN2  
CL  
-
-
4
-
6
pF  
pF  
For all pins programmed as  
SSCLK or REFCLK  
15  
AC Electrical Characteristics (C and I-Grades)  
Unless otherwise stated VDD= 2.5V+/- 10% and CL=15pF  
Parameter  
Symbol  
Condition  
Min  
Typ  
Max  
Unit  
FIN1  
Crystal or Ceramic Resonator  
8
-
48  
MHz  
Input Frequency Range  
Input Frequency Range  
Output Frequency Range  
Output Frequency Range  
Output Frequency Range  
Output Duty Cycle  
FIN2  
External Clock  
3
3
-
-
166  
200  
48  
MHz  
MHz  
MHz  
MHz  
%
FOUT1 SSCLK  
FOUT2 REFCLK, crystal or resonator input  
FOUT3 REFCLK, clock input  
0.25  
0.25  
45  
45  
40  
-
-
-
166  
55  
DC1  
DC2  
DCIN  
tr/f1  
SSCLK  
50  
50  
50  
3.8  
REFCLK  
55  
%
Output Duty Cycle  
Clock Input, Pin 3  
60  
%
Input Duty Cycle  
Programmable, VDD=3.3V,  
CL=15pF, 20 to 80% of VDD  
-
ns  
Output Rise/Fall Time  
Output Rise/Fall Time  
Output Rise/Fall Time  
tr/f2  
tr/f3  
tr/f4  
tr/f5  
Programmable, VDD=3.3V,  
CL=15pF, 20 to 80% of VDD  
-
-
-
-
1.9  
1.4  
-
-
-
-
ns  
ns  
ns  
ns  
Programmable, VDD=3.3V,  
CL=15pF, 20 to 80% of VDD  
Programmable, VDD=3.3V,  
CL=15pF, 20 to 80% of VDD  
1.0  
Output Rise/Fall Time  
Output Rise/Fall Time  
Programmable, VDD=3.3V,  
0.85  
Rev 1.0, August 7, 2008  
Page 8 of 12