欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY2SSTV857ZC-27T 参数 Datasheet PDF下载

CY2SSTV857ZC-27T图片预览
型号: CY2SSTV857ZC-27T
PDF下载: 下载PDF文件 查看货源
内容描述: 差分时钟缓冲器/驱动器DDR333 / PC2700兼容 [Differential Clock Buffer/Driver DDR333/PC2700-Compliant]
分类和应用: 驱动器逻辑集成电路电视光电二极管双倍数据速率PC时钟
文件页数/大小: 8 页 / 134 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第1页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第2页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第3页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第5页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第6页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第7页浏览型号CY2SSTV857ZC-27T的Datasheet PDF文件第8页  
CY2SSTV857-27  
Yx  
tC(n)  
tC(n+1)  
Figure 3. Cycle-to-cycle Jitter  
= 2.5"  
= 0.6" (Split to Terminator)  
DDR _SDRAM  
represents a capacitive load  
CLK  
PLL  
120  
Ohm  
DDR -  
SDRAM  
CLK#  
VTR  
VCP  
120  
Ohm  
FBIN  
120  
Ohm  
DDR -  
SDRAM  
FBIN#  
FBOUT  
FBOUT#  
0.3"  
Output load capacitance for 2 DDR-SDRAM Loads: 5 pF< CL< 8 pF  
Figure 4. Clock Structure # 1  
= 2.5"  
= 0.6" (Split to Terminator)  
DDR-SDRAM  
represents a capacitive load  
DDR-SDRAM  
DDR-SDRAM  
DDR-SDRAM  
Stack  
CLK  
PLL  
120 Ohm  
CLK#  
VTR  
VCP  
120 Ohm  
FBIN  
120 Ohm  
DDR-SDRAM  
DDR-SDRAM  
Stack  
FBIN#  
FBOUT  
FBOUT#  
DDR-SDRAM  
0.3"  
Output load capacitancce for 4 DDR-SDRAM Loads: 10 pF < CL < 16 pF  
Figure 5. Clock Structure # 1  
Rev 1.0,November 21, 2006  
Page 4 of 8