CY28339
PD# Deassertion
The power-up latency between PD# rising to a valid logic ‘1’
level and the starting of all clocks is less than 3.0 ms.
30uS min
400uS max
<1.8mS
66Buff1 / GMCH
66Buff
PCIF / APIC
33MHz
PCI 33MHz
PWRDWN#
CPU 133MHz
CPU# 133MHz
3V66
66In
USB 48MHz
REF 14.318MHz
Figure 4. Power-down Deassertion Timing Waveforms – Buffered Mode
CPU_STOP# Clarification CPU_STOP# Assertion
The CPU_STOP# signal is an active LOW input used to
synchronously stop and start the CPU output clocks while the
rest of the clock generator continues to function.
When CPU_STOP# pin is asserted, all CPUT/C outputs that
are set with the SMBus configuration to be stoppable via
assertion of CPU_STOP# will be stopped after being sampled
by two falling CPUT/C clock edges. The final state of the
stopped CPU signals is CPUT = HIGH and CPU0C = LOW.
There is no change to the output drive current values during
the stopped state. The CPUT is driven HIGH with a current
value equal to (Mult 0 “select”) × (Iref), and the CPUC signal
will not be driven. Due to external pull-down circuitry CPUC will
be LOW during this stopped state.
CPU_STP#
CPUT
CPUC
CPUT
CPUC
Figure 5. CPU_STOP# Assertion Waveform
Rev 1.0,November 25, 2006
Page 8 of 17
SPECTRALINEAR [ SPECTRALINEAR INC ]
