PS231S
Block Diagram
FPO/
delay
73uS
VS
S
R
Q
155KΩ
VS12A
VS12B
VS12C
1MΩ
UV
OV
Vref
9KΩ
delay
38mS
De-bounce
Vref
H: 4mS
16KΩ
L : 4.5uS
VCC
30KΩ
VCCI
2KΩ
PSON/
Pext
1.25V
12 OV
4.5V
90KΩ
12 UV
VS5
2.6V
58KΩ
5 UV
5 OV
Vref
Vref
13.5KΩ
18.5KΩ
delay
1
0
1.13V
0.63V
1.25V
H: 75mS
L : 4.5uS
PGI
R
Q
S
VS33
38.5KΩ
3.3 UV
3.3 OV
Vref
Vref
23.5KΩ
28KΩ
VCCI
1MΩ
PGO
delay
73uS
De-bounce
VCCI
H: 300mS
L : 4.5uS
VS
IS
Step Down
to near 2.5V
OC
delay
1mS
IS12A
IS12B
IS12C
Iref X 8
12 OC
Power On
Reset
Constant Current
Source Iref
RI
POR
delay
VCCI
H: 20mS
L : 4.5uS
Step Down
to near 2.5V
Internal
Power
5 OC
VCCI = 4V
IS5
VCC
VCC
GND
Iref X 8
VCCI
Vref
Band-Gap
Reference
Clock
Generator
Step Down
to near 2.5V
CLK
3.3 OC
1.25V
IS33
Iref X 8
5-Channel Secondary Monitoring IC
Version：A.002
Page 2
未經授權而逕予重製、複製、使用或公開本文件，行為人得被追究侵權之相關民刑事責任
Unauthorized reproduction, duplication, use or disclosure of this document will be deemed as infringement.
SITI [ SILICON TOUCH TECHNOLOGY INC. ]
