欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C6281D 参数 Datasheet PDF下载

E0C6281D图片预览
型号: E0C6281D
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 0.032768MHz, MICROCONTROLLER, UUC, DIE]
分类和应用: 时钟外围集成电路
文件页数/大小: 10 页 / 105 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C6281D的Datasheet PDF文件第1页浏览型号E0C6281D的Datasheet PDF文件第2页浏览型号E0C6281D的Datasheet PDF文件第4页浏览型号E0C6281D的Datasheet PDF文件第5页浏览型号E0C6281D的Datasheet PDF文件第6页浏览型号E0C6281D的Datasheet PDF文件第7页浏览型号E0C6281D的Datasheet PDF文件第8页浏览型号E0C6281D的Datasheet PDF文件第9页  
E0C6281  
PIN DESCRIPTION  
Pin name  
Pin No.  
In/Out  
Function  
V
V
V
V
V
V
DD  
SS  
S1  
L1  
L2  
L3  
54  
55  
53  
60  
59  
58  
61–63  
57  
I
I
Power source (+) terminal  
Power source (-) terminal  
O
O
O
O
I
O
I
I/O  
O
O
O
O
O
I
Oscillation and internal logic system regulated voltage output terminal  
LCD system regulated voltage output terminal (approx. -1.05 V)  
LCD system booster output terminal (VL1 x 2)  
LCD system booster output terminal (VL1 x 3)  
Booster capacitor connecting terminal  
Crystal or CR oscillation input terminal  
Crystal or CR oscillation output terminal  
Input terminal  
CA–CC  
OSC1  
OSC2  
K00–K03, K10  
P00–P03  
R00–R03  
R10  
R11  
R12  
MO  
CMPP  
CMPM  
SEG0–25  
COM0–3  
RESET  
TEST  
56  
40–44  
32–35  
49–52  
45  
46  
47  
48  
37  
36  
I/O terminal  
Output terminal  
Output terminal (FOUT output available by mask option)  
Output terminal  
Output terminal (Melody inverted output and envelope function available by mask option)  
Melody signal output terminal  
Analog comparator non-inverted input terminal  
Analog comparator inverted input terminal  
LCD segment output terminal (Convertible to DC output by mask option)  
LCD common output terminal  
I
4–17, 19–30  
64, 1–3  
39  
O
O
I
Initial reset input terminal  
Test input terminal  
18  
I
MTEST  
38  
I
Melody test input terminal  
ELECTRICAL CHARACTERISTICS  
Absolute Maximum Ratings  
(VDD=0V)  
Rating  
Supply voltage  
Symbol  
VSS  
Value  
-5.0 to 0.5  
Unit  
V
Input voltage (1)  
Input voltage (2)  
Permissible total output current *1 ΣIVSS  
Operating temperature  
Storage temperature  
Soldering temperature / Time  
Permissible dissipation *2  
VI  
VIOSC  
VSS - 0.3 to 0.5  
VSS - 0.3 to 0.5  
10  
-20 to 70  
-65 to 150  
V
V
mA  
°C  
°C  
Topr  
Tstg  
Tsol  
PD  
260°C, 10sec (lead section)  
250  
mW  
1: The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pins (or is draw in).  
2: In case of plastic package (QFP6-64pin).  
Recommended Operating Conditions  
E0C6281/62A81  
(Ta=-20 to 70°C)  
Condition  
Supply voltage  
Oscillation frequency  
Symbol  
Remark  
Min.  
-3.5  
Typ.  
-3.0  
32.768  
Max.  
-1.8  
Unit  
V
kHz  
V
SS  
V
DD=0V  
f
OSC  
E0C62L81/62B81  
(Ta=-20 to 70°C)  
Condition  
Supply voltage  
Symbol  
Remark  
Min.  
-3.5  
-3.5  
-3.5  
Typ.  
-1.5  
-1.5  
-1.5  
32.768  
Max.  
-1.1  
-0.9 *2  
-1.3  
Unit  
V
V
V
kHz  
VSS  
V
V
V
DD=0V  
DD=0V, With software control *1  
DD=0V, When the analog comparator is used  
Oscillation frequency  
f
OSC  
1: When switching to heavy load protection mode. The SVD circuit and analog voltage comparator are turned OFF.  
2: The possibility of LCD panel display differs depending on the characteristics of the LCD panel.  
3