欢迎访问ic37.com |
会员登录 免费注册
发布采购

100397QC 参数 Datasheet PDF下载

100397QC图片预览
型号: 100397QC
PDF下载: 下载PDF文件 查看货源
内容描述: [TTL to ECL Transceiver, 4 Func, Complementary Output, ECL, PQCC28, 0.450 X 0.450 INCH, PLASTIC, MO-047, LCC-28]
分类和应用: 接口集成电路锁存器
文件页数/大小: 14 页 / 811 K
品牌: ROCHESTER [ Rochester Electronics ]
 浏览型号100397QC的Datasheet PDF文件第1页浏览型号100397QC的Datasheet PDF文件第3页浏览型号100397QC的Datasheet PDF文件第4页浏览型号100397QC的Datasheet PDF文件第5页浏览型号100397QC的Datasheet PDF文件第6页浏览型号100397QC的Datasheet PDF文件第7页浏览型号100397QC的Datasheet PDF文件第8页浏览型号100397QC的Datasheet PDF文件第9页  
January 1992  
Revised August 2000  
100397  
Quad Differential ECL/TTL Translating Transceiver  
with Latch  
General Description  
Features  
Differential ECL input/output structure  
The 100397 is a quad latched transceiver designed to con-  
vert TTL logic levels to differential F100K ECL logic levels  
and vice versa. This device was designed with the capabil-  
ity of driving a differential 25ECL load with cutoff capabil-  
ity, and will sink a 64 mA TTL load. The 100397 is ideal for  
mixed technology applications utilizing either an ECL or  
TTL backplane.  
64 mA FAST TTL outputs  
25differential ECL outputs with cut-off  
Bi-directional translation  
2000V ESD protection  
Latched outputs  
The direction of translation is set by the direction control  
pin (DIR). The DIR pin on the 100397 accepts F100K ECL  
logic levels. An ECL LOW on DIR sets up the ECL pins as  
inputs and TTL pins as outputs. An ECL HIGH on DIR sets  
up the TTL pins as inputs and ECL pins as outputs.  
3-STATE outputs  
Voltage compensated operating range = −4.2V to 5.7V  
A LOW on the output enable input pin (OE) holds the ECL  
output in a cut-off state and the TTL outputs at a high  
impedance level. A HIGH on the latch enable input (LE)  
latches the data at both inputs even though only one output  
is enabled at the time. A LOW on LE makes the latch trans-  
parent.  
The cut-off state is designed to be more negative than a  
normal ECL LOW level. This allows the output emitterfol-  
lowers to turn off when the termination supply is 2.0V, pre-  
senting a high impedance to the data bus. This high  
impedance reduces termination power and prevents loss of  
low state noise margin when several loads share the bus.  
The 100397 is designed with FAST TTL output buffers,  
featuring optimal DC drive and capable of quickly charging  
and discharging highly capacitive loads. All inputs have  
50 Kpull-down resistors.  
Ordering Code:  
Order Number Package Number  
Package Description  
100397PC  
100397QC  
100397QI  
N24E  
V28A  
V28A  
24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide  
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square  
Industrial Temperature Range (40°C to +85°C)  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
FAST is a registered trademark of Fairchild Semiconductor Corporation.  
© 2000 Fairchild Semiconductor Corporation  
DS010971  
www.fairchildsemi.com