欢迎访问ic37.com |
会员登录 免费注册
发布采购

RT3663BC 参数 Datasheet PDF下载

RT3663BC图片预览
型号: RT3663BC
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 43 页 / 514 K
品牌: RICHTEK [ RICHTEK TECHNOLOGY CORPORATION ]
 浏览型号RT3663BC的Datasheet PDF文件第2页浏览型号RT3663BC的Datasheet PDF文件第3页浏览型号RT3663BC的Datasheet PDF文件第4页浏览型号RT3663BC的Datasheet PDF文件第5页浏览型号RT3663BC的Datasheet PDF文件第7页浏览型号RT3663BC的Datasheet PDF文件第8页浏览型号RT3663BC的Datasheet PDF文件第9页浏览型号RT3663BC的Datasheet PDF文件第10页  
RT3663BC  
Operation  
Error Amplifier  
MUX and ADC  
The Error amplifier generates COMP/COMPA signal by  
the difference between VSET/VSETAand FB/FBA.  
The MUX supports the inputs from SET1, SET2, SET3,  
OFS, OFSA, IMON, IMONA, VSEN, or VSENA. TheADC  
converts these analog signals to digital codes for reporting  
or performance adjustment.  
Offset Cancellation  
This block cancels the output offset voltage from voltage  
ripple and current ripple to achieve accurate output voltage.  
SVI2 Interface  
The SVI2 interface uses the SVC, SVD, and SVT pins to  
communicate with CPU. The RT3663BC's performance  
and behavior can be adjusted by commands sent by CPU  
or platform.  
PWM CMPx  
The PWM comparator compares COMP signal and current  
feedback signal to generate a signal for TONGENx.  
TONGEN/TONGENA  
UVLO  
This block generates an on-time pulse which high interval  
is based on the on-time setting and current balance.  
The UVLO detects the VCC pin voltages for under voltage  
lockout protection and power on reset operation.  
Current Balance  
Loop Control Protection Logic  
Per-phase current is sensed and adjusted by adjusting  
on-time of each phase to achieve current balance for each  
phase.  
Loop control protection logic detects ENand UVLO signals  
to initiate soft-start function and control PGOOD,  
PGOODA and OCP_L signals after soft-start is finished.  
When dual OCP event occurs, the OCP_L pin voltage is  
pulled low.  
OC/OV/UV/NV  
VSEN/VSENA and output current are sensed for over-  
current, over-voltage, under-voltage, and negative-voltage  
protections.  
DAC  
The DAC receives VID codes from the SVI2 control logic  
to generate an internal reference voltage (VSET/VSETA)  
for controller.  
RSET/RSETA  
The Ramp generator is designed to improve noise immunity  
and reduce jitter.  
Soft-Start and Slew-Rate Control  
This block controls the slew rate of the internal reference  
voltage when output voltage changes.  
Copyright 2019 Richtek Technology Corporation. All rights reserved.  
©
is a registered trademark of Richtek Technology Corporation.  
www.richtek.com  
6
DS3663BC-03 August 2019