欢迎访问ic37.com |
会员登录 免费注册
发布采购

FM25L256B 参数 Datasheet PDF下载

FM25L256B图片预览
型号: FM25L256B
PDF下载: 下载PDF文件 查看货源
内容描述: 256KB串行FRAM存储器3V [256Kb FRAM Serial 3V Memory]
分类和应用: 存储
文件页数/大小: 14 页 / 148 K
品牌: RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
 浏览型号FM25L256B的Datasheet PDF文件第2页浏览型号FM25L256B的Datasheet PDF文件第3页浏览型号FM25L256B的Datasheet PDF文件第4页浏览型号FM25L256B的Datasheet PDF文件第5页浏览型号FM25L256B的Datasheet PDF文件第7页浏览型号FM25L256B的Datasheet PDF文件第8页浏览型号FM25L256B的Datasheet PDF文件第9页浏览型号FM25L256B的Datasheet PDF文件第10页  
FM25L256B  
CS  
0
1
2
3
4
5
1
6
7
0
SCK  
0
0
0
0
0
0
SI  
Hi-Z  
SO  
Figure 6. WRDI Bus Configuration  
RDSR - Read Status Register  
WRSR – Write Status Register  
The RDSR command allows the bus master to verify  
the contents of the Status Register. Reading Status  
provides information about the current state of the  
write protection features. Following the RDSR op-  
code, the FM25L256B will return one byte with the  
contents of the Status Register. The Status Register is  
described in detail in a later section.  
The WRSR command allows the user to select  
certain write protection features by writing a byte to  
the Status Register. Prior to issuing a WRSR  
command, the /WP pin must be high or inactive.  
Prior to sending the WRSR command, the user must  
send a WREN command to enable writes. Note that  
executing a WRSR command is a write operation  
and therefore clears the Write Enable Latch.  
Figure 7. RDSR Bus Configuration  
Figure 8. WRSR Bus Configuration  
Table 2. Status Register  
Status Register & Write Protection  
7
6
0
5
0
4
0
3
2
1
0
0
Bit  
The write protection features of the FM25L256B are  
multi-tiered. Taking the /WP pin to a logic low state  
is the hardware write protect function. All write  
operations are blocked when /WP is low. To write the  
memory with /WP high, a WREN op-code must first  
be issued. Assuming that writes are enabled using  
WREN and by /WP, writes to memory are controlled  
by the Status Register. As described above, writes to  
the status register are performed using the WRSR  
command and subject to the /WP pin. The Status  
Register is organized as follows.  
WPEN  
BP1  
BP0  
WEL  
Name  
Bits 0 and 4-6 are fixed at 0 and cannot be modified.  
Note that bit 0 (Ready in EEPROMs) is unnecessary  
as the FRAM writes in real-time and is never busy.  
The BP1 and BP0 control software write protection  
features. They are nonvolatile (shaded yellow). The  
WEL flag indicates the state of the Write Enable  
Latch. Attempting to directly write the WEL bit in  
the status register has no effect on its state. This bit  
Rev. 3.0  
July 2007  
Page 6 of 14