FM25640C - 64Kb 5V SPI F-RAM
CS
0
1
2
3
4
5
6
7
0
1
2
3
4
5
3
4
5
6
7
0
1
2
3
4
5
6
7
SCK
op-code
13-bit Address
12 11 10
Data
X
X
X
4
3
2
1
0
7
6
5
4
3
2
1
0
SI
0
0
0
0
0
0
1
0
MSB
LSB MSB
LSB
SO
Figure 9. Memory Write
CS
0
1
2
3
4
5
6
7
0
1
2
3
4
5
3
4
5
6
7
0
1
2
3
4
5
6
7
SCK
SI
op-code
13-bit Address
12 11 10
X
X
X
4
3
2
1
0
0
0
0
0
0
0
1
1
MSB
LSB MSB
7
LSB
0
Data
SO
6
5
4
3
2
1
Figure 10. Memory Read
Endurance can be optimized by ensuring frequently
accessed data is located in different rows.
Regardless, F-RAM read and write endurance is
effectively unlimited at the 20MHz clock speed.
Even at 2000 accesses per second to the same row, 15
years time will elapse before 1012 endurance cycles
occur.
Endurance
Internally, a F-RAM operates with a read and restore
mechanism. Therefore, endurance cycles are applied
for each access: read or write. The F-RAM
architecture is based on an array of rows and
columns. Each access causes a cycle for an entire
row. In the FM25640C, a row is 64 bits wide. Every
8-byte boundary marks the beginning of a new row.
Rev. 1.1
June 2011
8 of 13
RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
