欢迎访问ic37.com |
会员登录 免费注册
发布采购

FM24VN05-GTR 参数 Datasheet PDF下载

FM24VN05-GTR图片预览
型号: FM24VN05-GTR
PDF下载: 下载PDF文件 查看货源
内容描述: 512KB串行3V F-RAM存储器 [512Kb Serial 3V F-RAM Memory]
分类和应用: 存储内存集成电路光电二极管
文件页数/大小: 15 页 / 200 K
品牌: RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
 浏览型号FM24VN05-GTR的Datasheet PDF文件第4页浏览型号FM24VN05-GTR的Datasheet PDF文件第5页浏览型号FM24VN05-GTR的Datasheet PDF文件第6页浏览型号FM24VN05-GTR的Datasheet PDF文件第7页浏览型号FM24VN05-GTR的Datasheet PDF文件第9页浏览型号FM24VN05-GTR的Datasheet PDF文件第10页浏览型号FM24VN05-GTR的Datasheet PDF文件第11页浏览型号FM24VN05-GTR的Datasheet PDF文件第12页  
FM24V05 - 512Kb I2C FRAM  
5. The master sends Reserved Slave ID 0x86  
6. The FM24V05 sends an ACK.  
7. The master sends STOP to ensure the device  
enters sleep mode.  
Sleep Mode  
A
low power mode called Sleep Mode is  
implemented on both FM24V05 and FM24VN05  
devices. The device will enter this low power state  
when the Sleep command 86h is clocked-in. Sleep  
Mode entry can be entered as follows:  
Once in sleep mode, the device draws IZZ current, but  
the device continues to monitor the I2C pins. Once  
the master sends a Slave Address that the FM24V05  
identifies, it will “wakeup” and be ready for normal  
operation within tREC (400 µs max.). As an alternative  
method of determining when the device is ready, the  
master can send read or write commands and look for  
an ACK. While the device is waking up, it will  
NACK the master until it is ready.  
1. The master sends a START command.  
2. The master sends Reserved Slave ID 0xF8  
3. The master sends the I2C-bus slave address of  
the slave device it needs to identify. The last  
bit is a ‘Don’t care’ value (R/W bit). Only one  
device must acknowledge this byte (the one  
that has the I2C-bus slave address).  
4. The master sends a Re-START command.  
Start  
Address  
Address  
Stop  
P
Start  
S
By Master  
S
Rsvd Slave ID (F8)  
A
Slave Address  
X
A
Rsvd Slave ID (86)  
A
By FM24V05  
Acknowledge  
Figure 12. Sleep Mode Entry  
Rev. 1.1  
Feb. 2009  
Page 8 of 15