欢迎访问ic37.com |
会员登录 免费注册
发布采购

DM2200J-12 参数 Datasheet PDF下载

DM2200J-12图片预览
型号: DM2200J-12
PDF下载: 下载PDF文件 查看货源
内容描述: [暂无描述]
分类和应用:
文件页数/大小: 18 页 / 150 K
品牌: RAMTRON [ RAMTRON INTERNATIONAL CORPORATION ]
 浏览型号DM2200J-12的Datasheet PDF文件第2页浏览型号DM2200J-12的Datasheet PDF文件第3页浏览型号DM2200J-12的Datasheet PDF文件第4页浏览型号DM2200J-12的Datasheet PDF文件第5页浏览型号DM2200J-12的Datasheet PDF文件第7页浏览型号DM2200J-12的Datasheet PDF文件第8页浏览型号DM2200J-12的Datasheet PDF文件第9页浏览型号DM2200J-12的Datasheet PDF文件第10页  
Switching Characteristics  
V = 5V ± 5% (+5 Volt Option), V = 3.3V ± 0.3V (+3.3 Volt Option), C = 50pf, T = 0 to 70°C (Commercial) ,T = -40 to 85°C (Industrial)  
CC  
CC  
L
A
A
-12  
-15  
Symbol  
Description  
Units  
Min  
Max  
12  
8
Min  
Max  
15  
8
(1)  
AC  
t
Column Address Access Time for Addresses A  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
0-8  
(1)  
t
Column Address Access Time for Addresses A and A  
AC1  
9
10  
t
Column Address Valid to /CAL Inactive (Write Cycle)  
12  
5
15  
5
ACH  
AQX  
AQX1  
ASC  
ASR  
C
t
Column Address Change to Output Data Invalid for Addresses A  
0-8  
t
t
t
t
t
t
t
t
t
Column Address Change to Output Data Invalid for Addresses A and A  
1
5
1
5
9
10  
Column Address Setup Time  
Row Address Setup Time  
Row Enable Cycle Time  
5
5
65  
25  
6
55  
20  
5
Row Enable Cycle Time, Cache Hit (Row=LRR), Read Cycle Only  
Column Address Latch Active Time  
C1  
CAE  
CAH  
CH  
Column Address Hold Time  
0
0
5
5
Column Address Latch High Time (Latch Transparent)  
/CAL Inactive Lead Time to /RE Inactive (Write Cycles Only)  
-2  
-2  
CHR  
t
t
t
0
0
Column Address Latch High to Write Enable Low (Multiple Writes)  
Column Address Latch High to Data Valid  
ns  
ns  
ns  
CHW  
CQV  
CQX  
15  
17  
Column Address Latch Inactive to Data Invalid for Addresses A  
0-8  
5
5
t
t
t
t
Column Address Latch Inactive to Data Invalid for Addresses A and A  
1
5
5
0
1
5
5
0
ns  
ns  
ns  
ns  
CQX1  
CRP  
CWL  
DH  
9
10  
Column Address Latch Setup Time to Row Enable  
/WE Low to /CAL Inactive  
Data Input Hold Time  
t
t
5
5
Data Input Setup Time  
ns  
ns  
DS  
(1)  
Output Enable Access Time  
5
5
5
5
5
5
GQV  
(2,3)  
t
t
t
t
t
t
t
t
t
Output Enable to Output Drive Time  
0
0
0
0
ns  
ns  
GQX  
(4,5)  
Output Turn-Off Delay From Output Disabled (/G)  
/F and W/R Mode Select Hold Time  
GQZ  
0
0
ns  
ns  
ns  
ns  
ns  
MH  
/F and W/R Mode Select Setup Time  
5
5
MSU  
NRH  
NRS  
PC  
/CAL, /G, /WE, and W/R Hold Time For /RE-Only Refresh  
/CAL, /G, /WE, and W/R Setup Time For /RE-Only Refresh,  
0
0
5
5
Column Address Latch Cycle Time  
12  
15  
(1)  
Row Enable Access Time, On a Cache Miss  
Row Enable Access Time, On a Cache Hit (Limit Becomes t  
30  
15  
35  
17  
ns  
ns  
RAC  
(1)  
)
RAC1  
AC  
(1,6)  
t
t
t
30  
35  
ns  
ns  
ns  
Row Enable Access Time for a Cache Write Hit  
Row Address Hold Time  
RAC2  
RAH  
RE  
1
1.5  
35  
Row Enable Active Time  
30  
100000  
100000  
1-6