欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9044-XXACVWA 参数 Datasheet PDF下载

ML9044-XXACVWA图片预览
型号: ML9044-XXACVWA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dot Matrix LCD Driver, 17 X 120 Dots, CMOS, 10.62 X 2.55 MM, GOLD BUMP, DIE-189]
分类和应用: 驱动控制器
文件页数/大小: 55 页 / 534 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9044-XXACVWA的Datasheet PDF文件第2页浏览型号ML9044-XXACVWA的Datasheet PDF文件第3页浏览型号ML9044-XXACVWA的Datasheet PDF文件第4页浏览型号ML9044-XXACVWA的Datasheet PDF文件第5页浏览型号ML9044-XXACVWA的Datasheet PDF文件第7页浏览型号ML9044-XXACVWA的Datasheet PDF文件第8页浏览型号ML9044-XXACVWA的Datasheet PDF文件第9页浏览型号ML9044-XXACVWA的Datasheet PDF文件第10页  
¡ Semiconductor  
ML9044  
Symbol  
Description  
T1, T2, T3  
The input pins for test circuits (normally open). Equipped with a pull–down resistor.  
The power supply pin.  
VDD  
GND  
P/S  
The ground level input pin.  
The input pin to select the parallel or serial interface.  
“L” selects the parallel interface.  
“H” selects the serial interface.  
CS  
The pin to enable this IC in the serial I/F mode.  
“L” enables this IC.  
“H” disables this IC.  
This pin should be open in the parallel I/F mode.  
The pin to input shift clock in the serial I/F mode.  
Data inputting to the SI pin is carried out synchronizing with the rising edge of this  
clock signal.  
SHT  
Data outputting from the SO pin is carried out synchronizing with the falling edge of this  
clock signal.  
This pin should be open in the parallel I/F mode.  
The pin to input DATA in the serial I/F mode.  
Data inputting to this pin is carried out synchronizing with the rising edge of the SHT  
signal.  
SI  
This pin should be open in the parallel I/F mode.  
The pin to output DATA in the serial I/F mode.  
Data inputting to this pin is carried out synchronizing with the falling edge of the SHT  
signal.  
SO  
This pin should be open in the parallel I/F mode.  
6/54