PEDL9041-03
1
Semiconductor
ML9041-xxA/xxB
Symbol
T
1
, T
2
, T
3
V
DD
GND
P/S
Description
The input pins for test circuits (normally open). Each of these pins is equipped with a
pull-down resistor, so this pin should be left open.
The power supply pin.
The ground level input pin.
The input pin to select the parallel or serial interface.
“L” selects the parallel interface.
“H” selects the serial interface.
The pin to enable this IC in the serial l/F mode.
“L” enables this IC.
“H” disables this IC.
This pin should be open in the parallel l/F mode.
The pin to input shift clock in the serial l/F mode.
Data inputting to the SI pin is carried out synchronizing with the rising edge of this
clock signal.
Data outputting from the SO pin is carried out synchronizing with the falling edge of
this clock signal.
This pin should be open in the parallel l/F mode.
The pin to input DATA in the serial l/F mode.
Data inputting to this pin is carried out synchronizing with the rising edge of the
SHT
signal.
This pin should be open in the parallel l/F mode.
The pin to output DATA in the serial l/F mode.
Data inputting to this pin is carried out synchronizing with the falling edge of the
SHT
signal.
This pin should be open in the parallel l/F mode.
CS
SHT
Sl
SO
6/60
OKI [ OKI ELECTRONIC COMPONETS ]
