欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML9040-BXXGA 参数 Datasheet PDF下载

ML9040-BXXGA图片预览
型号: ML9040-BXXGA
PDF下载: 下载PDF文件 查看货源
内容描述: [Dot Matrix LCD Driver, 16 X 40 Dots, CMOS, PQFP80, 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80]
分类和应用: 时钟驱动外围集成电路
文件页数/大小: 47 页 / 435 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML9040-BXXGA的Datasheet PDF文件第3页浏览型号ML9040-BXXGA的Datasheet PDF文件第4页浏览型号ML9040-BXXGA的Datasheet PDF文件第5页浏览型号ML9040-BXXGA的Datasheet PDF文件第6页浏览型号ML9040-BXXGA的Datasheet PDF文件第8页浏览型号ML9040-BXXGA的Datasheet PDF文件第9页浏览型号ML9040-BXXGA的Datasheet PDF文件第10页浏览型号ML9040-BXXGA的Datasheet PDF文件第11页  
¡ Semiconductor  
ML9040-Axx/-Bxx  
ELECTRICAL CHARACTERISTICS  
DC Characteristics  
(VDD = 4.5 to 5.5V, Ta = –20 to +75°C)  
Parameter  
"H" Input Voltage  
"L" Input Voltage  
"H" Input Voltage  
"L" Input Voltage  
"H" Output Voltage  
"L" Output Voltage  
"H" Output Voltage  
"L" Output Voltage  
Driver ON Resistor  
(COM pins)  
Symbol  
VIH1  
Condition  
Min.  
2.2  
Typ.  
Max. Unit Applicable pin  
VDD  
0.6  
V
V
V
V
V
V
V
V
R/W, RS, E,  
DB0 - DB7  
VIL1  
–0.3  
VDD–1.0  
–0.3  
2.4  
VIH2  
VDD  
1.0  
OSC1  
VIL2  
VOH1  
VOL1  
VOH2  
VOL2  
RCOM  
IO = –0.205mA  
IO = 1.2mA  
IO = –40mA  
IO = 40mA  
DB0 - DB7  
0.4  
0.9VDD  
DO, CP, L,  
DC, OSC2  
0.1VDD  
IO = ±50mA, VLCD = 4V  
IO = ±50mA, VLCD = 4V  
20  
30  
kW  
kW  
COM1 - COM16  
SEG1 - SEG40  
E
Driver ON Resistor  
(SEG pins)  
RSEG  
VI = VSS  
VI = VDD  
–1  
1
mA  
mA  
Input Leakage Current  
Input Current  
IIL  
VDD = 5.0V  
–50  
–125  
–250  
mA  
VI = VSS  
R/W, RS  
IIL2  
VI = VDD, excluding current  
flowing over pullup resistor  
and output drive MOS  
VDD = 5.0V,  
DB0 - DB7  
2
mA  
resistor oscillation or  
external clock input via  
OSC1.  
Supply Current (1)  
IDD1  
fOSC = 270kHz.  
0.35  
0.6  
mA  
VDD  
E is in "L" level.  
Other inputs are open.  
Output pins are  
all no load.  
*1  
VDD = 5.0V,  
ceramic oscillation,  
fOSC = 250kHz.  
E is in "L" level.  
Other pins are open.  
Output pins are  
all no load.  
Supply Current (2)  
IDD2  
0.55  
0.8  
mA  
VDD  
*1  
LCD Driving Bias  
Input Voltage  
Schmitt voltage  
width  
VLCD1  
VLCD2  
1/5 bias  
1/4 bias  
3.0  
3.0  
6.0  
6.0  
VDD, V1, V2,  
V3, V4, V5  
V
V
V
VDD–V5 *6  
———  
VSUM  
VRES  
TBD  
TBD  
TBD  
3.0  
E
Built-in reset  
detection voltage  
———  
VDD  
7