欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML53301 参数 Datasheet PDF下载

ML53301图片预览
型号: ML53301
PDF下载: 下载PDF文件 查看货源
内容描述: [Receiver, 1-Func, PQFP176, PLASTIC, LQFP-176]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 122 页 / 2084 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML53301的Datasheet PDF文件第3页浏览型号ML53301的Datasheet PDF文件第4页浏览型号ML53301的Datasheet PDF文件第5页浏览型号ML53301的Datasheet PDF文件第6页浏览型号ML53301的Datasheet PDF文件第8页浏览型号ML53301的Datasheet PDF文件第9页浏览型号ML53301的Datasheet PDF文件第10页浏览型号ML53301的Datasheet PDF文件第11页  
ML53301/ML53311 TC-622Pro/Pro+  
622 Mbps ATM Transmission Convergence Sublayer SONET Framer  
1. DESCRIPTION  
The ML53301 TC-622Pro and ML53311 TC-622Pro+ are single-chip integrated circuit devices that per-  
form Asynchronous Transfer Mode (ATM) transmission convergence sub-layer functions for the public  
User Network Interface (UNI) using the Synchronous Optical Network (SONET) processing standard.  
The physical layer supports the STS-12/STS-12c 622 Mbps SONET/SDH format. The STS-12 mode of  
operation supports four separate STS-3c (155 Mbps) channels. STS-12c mode supports a single 622 Mbps  
channel. The TC-622Pro/Pro+ can be used to interface an ATM terminal to an ATM switching system via  
the SONET/SDH Interface.  
The ML53301 TC-622Pro contains a full-featured 32-bit PCI Bus interface for accessing the register array.  
The ML53311 TC-622Pro+ contains a simplified 16-bit microprocessor interface (MPI) ideal for use in  
low-cost applications. Figure 1 shows a typical STS-12/12c application using the TC-622Pro/Pro+.  
Figure 2 shows a block diagram of the ML53301 TC-622Pro and ML53311 TC-622Pro+ devices.  
2. FEATURES  
• STS-12/12c modes under register control  
• UTOPIA level 2 Multi-PHY (MPHY) interface  
• Full-featured 32-bit PCI bus interface (TC-622Pro)  
• Low cost 16-bit MPI bus interface (TC-622Pro+)  
• Test cell insertion and extraction  
• Four receive and four transmit cell processors  
• Lower power mode reduces power consumption to  
1.3 W maximum  
• Four STS-3c frames multiplexed to construct one STS-  
12 frame.  
• One STS-12 frame demultiplexed to construct four  
STS-3 frames  
• Separate performance monitors for individual cell  
processors  
• Line and Path alarm indication signal inserted into  
the transmit signal  
• Loss of signal (LOS), loss of frame synchronization  
(LOF), loss of pointer (LOP), and loss of cell  
delineation (LCD) conditions detected in the  
incoming signal  
• Transmit processor handles single or octet-wide cell  
streams  
• 176-pin LQPF package for both devices  
TC-622Pro/Pro+  
External  
Converter  
Transmit  
Framer  
Transmit Core  
Logic  
Transmit  
UTOPIA  
TxD  
Line Data  
RxD  
Parallel  
to Serial  
8
8
TxData [15:0]  
RxData [15:0]  
Optical  
Transceiver  
ATM Layer  
Serial to  
Parallel  
Receive  
Framer  
Receive Core  
Logic  
Receive  
UTOPIA  
Microprocessor Interface  
PCI Bus (TC-622Pro)  
MPI Bus (TC-622Pro+)  
Figure 1. Typical STS12/12c Application  
Oki Semiconductor  
1